Radiant energy – Photocells; circuits and apparatus – With circuit for evaluating a web – strand – strip – or sheet
Reexamination Certificate
2006-10-31
2006-10-31
Allen, Stephone B. (Department: 2878)
Radiant energy
Photocells; circuits and apparatus
With circuit for evaluating a web, strand, strip, or sheet
C250S221000, C250S559120, C250S559130, C250S559370, C250S559450
Reexamination Certificate
active
07129507
ABSTRACT:
The invention is a method for detecting float or peel of semiconductor chips arranged in X and Y axes directions diced and bonded to a dicing tape on a stage. The method includes detecting float or peel of the semiconductor chips in a respective horizontal or longitudinal row arranged in the X or Y axis direction; moving the stage in the X axis direction, the Y axis direction, a Z axis direction, and a rotational direction around the Z axis for aligning the stage with a position detection unit for detecting positions of the semiconductor chips in the X axis direction and the Y axis direction; detecting the positions of abnormal semiconductor chips in the respective horizontal or longitudinal row that includes said abnormal semiconductor chips; and specifying the positions of said abnormal semiconductor chips on the X-Y axes.
REFERENCES:
patent: 5444386 (1995-08-01), Mizumura
patent: 6085407 (2000-07-01), Gamel et al.
patent: 6218849 (2001-04-01), Kiyokawa
patent: 6461938 (2002-10-01), Nakabayashi
patent: 6558975 (2003-05-01), Sugino et al.
patent: 6800840 (2004-10-01), Nakano et al.
patent: 6906542 (2005-06-01), Sakagawa et al.
patent: 6919262 (2005-07-01), Senoo et al.
patent: 6998629 (2006-02-01), Fan
patent: 2002/0026931 (2002-03-01), Kurosawa et al.
patent: 2004/0038498 (2004-02-01), Ozono et al.
patent: 2005/0003635 (2005-01-01), Takekoshi
patent: 2005/0003636 (2005-01-01), Takyu et al.
patent: 2005/0070074 (2005-03-01), Priewasser
patent: 2005/0156321 (2005-07-01), Misumi et al.
patent: 2006/0005911 (2006-01-01), Kubo et al.
Ishimoto Takashi
Murakami Konosuke
Niki Yoshio
Ueda Yutaka
Yamamoto Akira
Allen Stephone B.
Christie Parker & Hale LLP
Monbleau Davienne
Tokyo Seimitsu Co., Ltd
LandOfFree
Chip mis-position detection method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip mis-position detection method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip mis-position detection method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3661823