Chip blanking and processing in SCDMA to mitigate impulse...

Details Chip blanking and processing in SCDMA to mitigate impulse... Chip blanking and processing in SCDMA to mitigate impulse...

2008-04-26

2009-10-13

Tran, Khanh C (Department: 2611)

Pulse or digital communications

Spread spectrum

Direct sequence

Reexamination Certificate

active

07602839

ABSTRACT:
A system for mitigating impairment in a communication system includes a delay block, a signal level block, a moving average window block, an impulse noise detection block, and a combiner. The delay block receives and delays each chip of a plurality of chips in a spreading interval. The signal level block determines a signal level of each chip of the plurality of chips in the spreading interval. The moving average window block determines a composite signal level for a chip window corresponding to the chip. The impulse noise detection block receives the signal level, receives the composite signal level, and produces an erasure indication for each chip of the plurality of chips of the corresponding chip window. The combiner erases chips of the plurality of chips of the spreading interval based upon the erasure indication.

REFERENCES:
patent: 5432822 (1995-07-01), Kaewell, Jr.
patent: 5771127 (1998-06-01), Reed et al.
patent: 6108811 (2000-08-01), Nakamura et al.
patent: 6256763 (2001-07-01), Oh et al.
patent: 6647069 (2003-11-01), Segal et al.

Affiliated with

Also associated with

Rating

Chip blanking and processing in SCDMA to mitigate impulse... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Chip blanking and processing in SCDMA to mitigate impulse..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip blanking and processing in SCDMA to mitigate impulse... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4142856