Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Patent
1991-07-01
1994-01-18
Picard, Leo P.
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
174260, 439483, 2281801, 2281802, 361774, 361784, H05K 100
Patent
active
052797112
ABSTRACT:
A method of fabricating a substrate module is provided that includes cavities of a diameter and depth which take into account the statistical variance in the dimensions of C4 solder balls. By constructing cavities with the proper dimensions, electrical connection between the chip and substrate, via the solder balls, can be ensured. Further, an annular shoulder is provided which acts as a positive stop to prevent any over travel of the C4s within the cavity, thereby allowing a great deal more pressure to be applied to seat the chip than possible with conventional methods. The present invention also provides processes for applying a coating of material onto the substrate which acts as an adhesive and sealant. This material is provided intermediate any of the holes or cavities (vias) which may be contained within the substrate, and is not deposited in these vias such that no interference is encountered when attaching the chip by way of the C4 solder balls thereon. Chips, or additional substrate layers are then placed onto the substrate, thereby forming a sealed integrated circuit module, which has adhesive between the chip and carrier layers.
REFERENCES:
patent: 3606677 (1971-09-01), Ryan
patent: 3670396 (1972-06-01), Lindberg
patent: 4074342 (1978-02-01), Honn et al.
patent: 4208005 (1980-06-01), Nate et al.
patent: 4216350 (1980-08-01), Reid
patent: 4604644 (1986-08-01), Beckham et al.
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 4818728 (1989-04-01), Rai et al.
patent: 4940181 (1990-07-01), Juskey, Jr. et al.
patent: 4967313 (1990-10-01), Berner
patent: 4967314 (1990-10-01), Higgins, III
patent: 4975079 (1990-12-01), Beaman et al.
patent: 5041183 (1991-08-01), Nakamura et al.
patent: 5056216 (1991-10-01), Madou et al.
patent: 5075965 (1991-12-01), Carey et al.
Hawley, Gessner, "The Condensed Chemical Dictionary", eighth edition, 1966, p. 17.
IBM TDB "Replaceable Chip to Heat Sink Connection on Circuit Boards", vol. 14, No. 11, Apr. 1972, p. 3332.
IBM TDB "Protective Coating Between Chip and Substrate", vol. 18, No. 12, May 1976, p. 4191.
IBM TDB "Pin Support for IC Chip to Prevent C4 Collapse During Reflow", vol. 30, No. 11, Apr. 1988, pp. 320-321.
IBM TDB "Multilayer Module", vol. 20, No. 12, May 1978, pp. 5172-5174.
IBM TDB "Chip Protective Coating", vol. 23, No. 5, Oct. 1980, pp. 1877-1878.
IBM TDB "Thin-Film Modules with Matched Thermal Expansion", vol. 29, No. 4, Sep. 1986 pp. 1762-1763.
Research Disclosure "Selective Connection of Circuit Elements in Multilayer Ceramic Structure", No. 306, Oct. 1989.
IBM TDB "Encapsulated Solder Joint for Chip Mounting", vol. 32, No. 10B, Mar. 1990, p. 480.
Frankeny Jerome A.
Frankeny Richard F.
LaTorre Joseph
Figlin Cheryl R.
International Business Machines - Corporation
McBurney Mark E.
Picard Leo P.
LandOfFree
Chip attach and sealing method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chip attach and sealing method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chip attach and sealing method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1134142