Stock material or miscellaneous articles – Composite – Of silicon containing
Reexamination Certificate
2001-08-28
2004-12-14
Jones, Deborah (Department: 1775)
Stock material or miscellaneous articles
Composite
Of silicon containing
C428S446000, C428S448000, C428S428000, C428S433000, C257S750000, C257S754000, C257S763000, C257S768000
Reexamination Certificate
active
06830820
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for manufacturing semiconductor devices, and more particularly, to a method for depositing titanium layers on a substrate.
BACKGROUND OF THE INVENTION
Device density in integrated circuits (ICs) is constantly being increased. To enable the increase in density, device dimensions are being reduced. As the dimensions of device contacts get smaller, device contact resistance increases, and device performance is adversely affected. Methods for decreasing device contact resistance in ICs are needed to obtain enhanced device and IC performance.
Device contacts with reduced resistance may be created by forming certain metals on a silicon semiconductor base layer. These metals react with the underlying silicon, for example, to form silicides. Silicide device contacts are desirable because they reduce the native oxide on silicon. The native oxide is undesirable because it increases the contact resistance.
In one embodiment, titanium is used to form silicide device contacts for two reasons. First, titanium silicide has superior gettering qualities. Also, titanium silicide forms low resistance contacts on both polysilicon and single-crystal silicon.
Titanium silicide device contacts are normally formed with the following process. First, a thin layer of titanium is formed on top of the silicon base layer, such as a substrate. The titanium adjoins active regions exposed by contact holes in an isolating layer, such as an oxide, above the silicon base layer. Then, the silicon base layer is annealed. As a result, the titanium reacts with the active regions of silicon to form titanium silicide.
However, because titanium cannot be readily deposited in a pure form, additional processing steps are required to form titanium silicide device contacts. Titanium precursors, such as titanium tetrachloride, are commonly available and can be used to form titanium. Titanium tetrachloride, though, can only be reduced at temperatures exceeding 1000 degrees Celsius with certain reducing agents. At these temperatures, the silicon base layer will be damaged. Therefore, there is a need for a method of forming titanium from titanium precursors at lower temperatures.
Furthermore, the resistance of device contacts can be adversely increased by conductive layers coupled between the device contacts and other components. The conductive layers may be formed by the same metal layer used to form the device contacts. As device dimensions shrink, the contact holes become relatively deeper and narrower. Also, the walls of the contact holes become steeper, and closer to vertical. As a result, most metal deposition techniques form conductive layers having relatively small step coverage, and hence relatively high resistance. Step coverage is the ratio of the minimum thickness of a film as it crosses a step, to the nominal thickness of the film on flat regions, where thickness is generally measured perpendicular to the surfaces of the step and flat regions, and where the resultant value is usually expressed as a percentage. Thus, the effective contact resistance is increased at lower values of step coverage. Therefore, there is also a need for a method of forming conductive layers having increased step coverage to reduce effective device contact resistance.
Conformal layers of titanium having good step coverage have been previously formed at lower temperatures with chemical vapor deposition. Such techniques are disclosed in U.S. Pat. Nos. 5,173,327, 5,273,783 and 5,278,100, which are hereby incorporated by reference. However, alternative, effective and efficient techniques for forming titanium films are desired.
SUMMARY OF THE INVENTION
The present invention provides a method, and a corresponding resulting structure, for forming conformal titanium films supported on a substrate of an integrated circuit (IC) by forming a seed layer supported by the substrate, and then reducing a titanium precursor with the seed layer. In one embodiment, the seed layer comprises a main group element selected from the group consisting of zinc, cadmium, mercury, aluminum, gallium, indium, tin, silicon, germanium, lead, arsenic and antimony. The seed layer is formed by combining a first precursor and a reducing agent by chemical vapor deposition (CVD). Then, titanium is formed by combining a second precursor with the seed layer by CVD.
In another embodiment, the present invention may further comprise the step of annealing the titanium to form titanium silicide.
In another embodiment, forming the seed layer further comprises forming a seed layer according to the following chemical process (I):
MR
x
+H
2
→M+alkanes,
wherein:
M is a main group element selected from the group consisting of zinc, cadmium, mercury, aluminum, gallium, indium, tin, silicon, germanium, lead, arsenic and antimony;
R is an alkyl group; and
x is some integer value determined by the valence of M.
In one embodiment, chemical process (I) is performed at a temperature between approximately 100 and 600 degrees Celsius.
In yet another embodiment, the step of forming titanium further comprises the step of combining the seed layer with the second precursor that is titanium tetrachloride according to the following chemical process (II):
TiCl
4
+M→Ti+MCl
x
.
In one embodiment, chemical process (II) is performed at a temperature between approximately 100 and 600 degrees Celsius.
In yet another embodiment, titanium may be formed in a single step according to the following chemical process (III):
TiCl
4
+M(source)→Ti+MCl
x
In one embodiment, chemical process (III) is performed at a temperature between approximately 100 and 700 degrees Celsius.
In yet a further embodiment, the present invention may be an IC comprising a layer of a titanium alloy, coupled to a titanium silicide contact. In yet another embodiment, the present invention may be a memory comprising a memory array operatively coupled to a control circuit and an I/O circuit. The memory array, control circuit and I/O circuit comprise a layer of a titanium alloy coupled to titanium silicide contacts. In yet another embodiment, the titanium alloy may comprise titanium and an element selected from the group consisting of zinc, cadmium, mercury, aluminum, gallium, indium, tin, silicon, germanium, lead, arsenic and antimony. In still another embodiment, the titanium alloy may comprise titanium and zinc.
It is a benefit of the present invention that high step coverage metal layers can be formed. Further features and advantages of the present invention, as well as the structure and operations of various embodiments of the present invention, are described in detail below with reference to the accompanying drawings.
REFERENCES:
patent: 3900312 (1975-08-01), Terry et al.
patent: 4340617 (1982-07-01), Deutsch et al.
patent: 4343870 (1982-08-01), Heller et al.
patent: 4359490 (1982-11-01), Lehrer
patent: 4527184 (1985-07-01), Fischer
patent: 4713258 (1987-12-01), Umemura
patent: 4721631 (1988-01-01), Endo et al.
patent: 4751101 (1988-06-01), Joshi
patent: 4782380 (1988-11-01), Shankar et al.
patent: 4868005 (1989-09-01), Ehrlich et al.
patent: 4876112 (1989-10-01), Kaito et al.
patent: 4884123 (1989-11-01), Dixit et al.
patent: 4923717 (1990-05-01), Gladfelter et al.
patent: 4957777 (1990-09-01), Ilderem et al.
patent: 4971655 (1990-11-01), Stefano et al.
patent: 4994410 (1991-02-01), Sun et al.
patent: 5005519 (1991-04-01), Egermeier et al.
patent: 5015330 (1991-05-01), Okumura et al.
patent: 5022905 (1991-06-01), Grundy et al.
patent: 5032233 (1991-07-01), Yu et al.
patent: 5049975 (1991-09-01), Ajika et al.
patent: 5124780 (1992-06-01), Sandhu et al.
patent: 5136362 (1992-08-01), Grief et al.
patent: 5147819 (1992-09-01), Yu et al.
patent: 5173327 (1992-12-01), Sandhu et al.
patent: 5192589 (1993-03-01), Sandhu
patent: 5196360 (1993-03-01), Doan et al.
patent: 5202579 (1993-04-01), Fujii et al.
patent: 5227331 (1993-07-01), Westmoreland
patent: 5227334 (1993-07-01), Sandhu
patent: 5229643 (1993-07-01), Ohta et al.
patent: 52328
Sandhu Gurtej Singh
Westmoreland Donald L.
Jones Deborah
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
Stein Stephen
LandOfFree
Chemical vapor deposition of titanium does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chemical vapor deposition of titanium, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chemical vapor deposition of titanium will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3313322