Etching a substrate: processes – Nongaseous phase etching of substrate – Using film of etchant between a stationary surface and a...
Reexamination Certificate
2001-08-09
2003-08-05
Goudreau, George (Department: 1763)
Etching a substrate: processes
Nongaseous phase etching of substrate
Using film of etchant between a stationary surface and a...
C216S089000, C438S692000, C438S693000, C451S057000
Reexamination Certificate
active
06602436
ABSTRACT:
FIELD OF THE INVENTION
The invention described herein pertains to a polishing process for polishing semiconductor structures containing copper circuits utilizing polishing fluids with an abrasive content less than 3%.
BACKGROUND OF THE INVENTION
One of the critical requirements for the production of increasingly complex and dense semiconductor structures is the ability to retain planarity of semiconductor substrates. Without the ability to planarize, the complexity and density of the structures constructed on a semiconductor wafer are greatly limited. Chemical-Mechanical Polishing, or CMP, is an enabling technology in this area, since it has proved to be the most effective method for planarization of surface films on semiconductor substrates.
While the first applications of CMP technology focused on the polishing of dielectric films (i.e., SiO
2
), polishing of metal structures used for circuit interconnects is increasing rapidly. Most metal structures contain three different films: a conductive metal layer (e.g., copper material), a barrier or liner (e.g. titanium or tantalum alloy) layer between the conductive metal layer and the adjacent dielectric layer, and a dielectric layer (e.g., silicon oxide). Integrated circuits are constructed by depositing layers of materials (metals, barrier layers and dielectric) on a wafer made of silicon oxide. After each layer is deposited, the layer is etched to create circuitry features. As a series of layers are sequentially deposited and etched, the outermost surface of the substrate, becomes increasingly non-planar. Nonplanar surfaces on the wafer result in defects in subsequent circuit layers leading to flawed circuitry. It is thus desirable to have planar surfaces.
Metal polishing slurries are designed to polish and planarize a conductive layer on a semiconductor wafer. The conductive layer is typically deposited on a dielectric layer and can be made of any conductive material such as tungsten, titanium, aluminum, copper, doped silicon, doped polysilicon, or a metal silicide layer. The dielectric layer typically has openings (“vias”) that are filled with the conductive material to provide a path through the dielectric layer to previously deposited layers. After polishing, the conductive material remains only in the vias in the dielectric layer. U.S. Pat. No. 5,340,370 describes a polishing process for metals and some slurries developed for metals polishing.
Additional detail about polishing pads may be found in U.S. Pat. No. 5,578,362 to Reinhardt et al.
U.S. Pat. No. 5,652,177 discusses polishing silicon at substrate holder pressures from about 250 to about 350 lbs per square inch and a platen rotational velocity of about 20 to about 60 rpm. U.S. Pat. No. 5,607,718 discusses increasing the ratio of polishing velocity of aluminum to dissolution velocity of aluminum with respect to the polishing agent to minimize dishing. U.S. Pat. No. 5,972,792 describes a method for chemical-mechanical planarization of a substrate on a fixed-abrasive polishing pad in which a planarizing solution is dispensed onto the fixed-abrasive polishing pad. WO 96/25270 describes abrasive-free polishing compositions containing hydrogen peroxide for polishing tungsten.
Wafer non-uniformity is a significant problem during CMP of semiconductor device wafers due to differences in removal rates (RR) between the center and edge of the wafer being polished. Typically, non-uniformity is expressed as within wafer non-uniformity (WIWNU or % NU). Typically, wafer non-uniformity is minimized by altering the various carrier head pressures on the wafer, such as, the retaining ring pressure, or utilizing different pad-conditioning processes.
SUMMARY OF THE INVENTION
The method of this invention maximizes global wafer uniformity during chemical-mechanical planarization of semiconductor devices with softer interconnect metals such as copper material. Additionally, a method for removal of copper material residuals during chemical-mechanical planarization of patterned semiconductor wafers is also presented.
REFERENCES:
patent: 4752628 (1988-06-01), Payne
patent: 5340370 (1994-08-01), Cadien et al.
patent: 5391258 (1995-02-01), Brancaleoni et al.
patent: 5489233 (1996-02-01), Cook et al.
patent: 5578362 (1996-11-01), Reinhardt et al.
patent: 5607718 (1997-03-01), Sasaki et al.
patent: 5637031 (1997-06-01), Chen
patent: 5652177 (1997-07-01), Pan
patent: 5786275 (1998-07-01), Kubo
patent: 5972792 (1999-10-01), Hudson
patent: 6022264 (2000-02-01), Cook et al.
patent: 6022268 (2000-02-01), Roberts et al.
patent: 6117775 (2000-09-01), Kondo et al.
patent: 2001/0024933 (2001-09-01), Sachan et al.
patent: 0 373 501 (1990-06-01), None
patent: 0 888 846 (1999-01-01), None
patent: 0 913 442 (1999-05-01), None
patent: 96/25270 (1996-08-01), None
patent: WO 99 64527 (1999-12-01), None
patent: WO 00 37217 (2000-06-01), None
Barker, II Ross E.
Goldberg Wendy B.
Lack Craig D.
Mandigo Glenn C.
Sullivan Ian G.
Biederman Blake T.
Goudreau George
Kita Gerald K.
Rodel Holdings, Inc
LandOfFree
Chemical mechanical planarization of metal substrates does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Chemical mechanical planarization of metal substrates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Chemical mechanical planarization of metal substrates will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3074704