Checkpoint synchronization with instruction overlap enabled

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

395800, 3642318, 364263, 364DIG1, G06F 938

Patent

active

054955904

ABSTRACT:
An instruction processing system and method which utilizes instruction completion to isolate errors, including those in the post-completion processing of operand stores, to an interval between checkpoints, while allowing the processing of checkpointing instructions to be overlapped with that of other instructions. Checkpoints are established before and after such instructions, and all processing (including that of operand stores) from before a checkpoint must be done prior to allowing instruction completion to move beyond the checkpoint. Nevertheless, instructions from beyond a checkpoint are allowed to be processed up to the point of completion while waiting for the checkpoint to be cleared. The point at which instructions must wait on a prior checkpoint is thus moved to the final phase of instruction processing (instruction completion), at significant performance advantage over a conventional implementation in which this waiting is done at instruction fetch, decode, or execution time.

REFERENCES:
patent: 3736566 (1973-05-01), Anderson et al.
patent: 4044337 (1977-08-01), Hicks et al.
patent: 4387427 (1983-06-01), Cox et al.
patent: 4445174 (1984-04-01), Fletcher
patent: 4513367 (1985-04-01), Chan et al.
patent: 4740969 (1988-04-01), Fremont
patent: 4852092 (1989-07-01), Makita
patent: 4901233 (1990-02-01), Liptay
patent: 4912707 (1990-03-01), Kogge et al.
patent: 4987532 (1991-01-01), Noguchi
patent: 5003458 (1991-03-01), Yamaguchi et al.
patent: 5043871 (1991-08-01), Nishigaki et al.
patent: 5127006 (1992-06-01), Subramanian et al.
patent: 5235700 (1993-08-01), Alaiwan et al.
patent: 5301309 (1994-04-01), Sugano
patent: 5355457 (1994-10-01), Shebanow et al.
patent: 5418916 (1995-05-01), Hall et al.
Enterprise Systems Architecture/390 Principles of Operation, Index and pp. 5-12-5-14 and 11-11 through 11-26, Oct. 1990.
"Opcode Compare Facility", Research Disclosure, No. 315, Emsworth, GB, p. 577, Jul. 1990.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Checkpoint synchronization with instruction overlap enabled does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Checkpoint synchronization with instruction overlap enabled, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Checkpoint synchronization with instruction overlap enabled will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1685864

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.