Charge transfer delay circuit for analog signals

Details Charge transfer delay circuit for analog signals Charge transfer delay circuit for analog signals

1975-06-18

1977-07-19

Miller, Jr., Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307221C, 307221D, 307304, H03K 513, G11C 1900, H03K 3353

Patent

active

040371190

ABSTRACT:
The area of an integrated delay line comprising charge transfer circuits (charge-coupled circuits and bucket brigade circuits) is minimized by arranging the stages in such a manner that between two longitudinal chains of stages there lie n/2 transversal chains, n being the number of stages of one longitudinal chain.

REFERENCES:
patent: 3764824 (1973-10-01), Sangster
patent: 3873851 (1975-03-01), Weimer
patent: 3913077 (1975-10-01), Erb
patent: 3914748 (1975-10-01), Barton et al.

Affiliated with

Also associated with

Rating

Charge transfer delay circuit for analog signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge transfer delay circuit for analog signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge transfer delay circuit for analog signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2295268