Charge-sharing digital to analog converter and successive...

Details Charge-sharing digital to analog converter and successive... Charge-sharing digital to analog converter and successive...

2011-03-29

2011-03-29

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000

Reexamination Certificate

active

07916063

ABSTRACT:
In one embodiment, an analog to digital converter includes a comparator having a first input, a second input and an output, the first input being coupled to an analog signal, a successive approximation register having a serial input coupled to the output of the comparator, and being configured to generate a plurality of control signals and an N-bit digital value corresponding to the analog signal, and a digital to analog converter having an input coupled to the plurality of control signals, the digital to analog converter further comprising a first, a second, and a third capacitor and a plurality of switches controlled by the plurality of control signals and being configured to couple the first capacitor to the second capacitor and the third capacitor to the second capacitor mutually exclusively to share charge on the first capacitor and charge on the third capacitor with charge on the second capacitor and to generate an analog signal on the second capacitor, the second capacitor being coupled to the second input of the comparator.

REFERENCES:
patent: 7151475 (2006-12-01), Boemler
patent: 7446806 (2008-11-01), Carlson et al.
patent: 7696911 (2010-04-01), Tsuchi
patent: 7804434 (2010-09-01), Stoutjesdijk
Suarez et al., AII-MOS Charge Redistribution Analog-to-Digital Conversion Techniques-Part II, IEEE Journal of Solid-State Circuits, vol. SC-10, No. 6, Dec. 1975, pp. 379-385 (7 pages).
McCreary et al., AII-MOS Charge Redistribution Analog-to-Digital Conversion Techniques—Part I, IEEE Journal of Solid State Circuits, Dec. 1975, pp. 371-379, vol. SC-10 No. 6 (9 pages).
Pelgrom et al., Matching Properties of MOS Transistors, IEEE Journal of Solid State Circuits, Oct. 1989, pp. 1433-1440, vol. 24 No. 5 (8 pages).
Van De Plassche, Rudy, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters 2nd Edition, 2003, pp. 289-302, Kluwer Academic Publishers, Boston (34 pages).
Craninckx et al., A 65fj/Conversion-Step 0-50MS/s to 0 to 0.7 mW 9b Charge Sharing SAR ADC in 90nm Digital CMOS, International Solid State Circuits Conference Digest of Technical Papers, Feb. 2007, pp. 246-247, Session 13, Belgium (3 pages).
Giannini et al., An 820μW 9b 40MS/s Noise-Tolerant Dynamic-SAR ADC in 90nm Digital CMOS, International Solid State Circuits Conference Digest of Technical Papers, Feb. 2008, pp. 238-239, Session 12, Lecce Italy (3 pages).

Affiliated with

Also associated with

Rating

Charge-sharing digital to analog converter and successive... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge-sharing digital to analog converter and successive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge-sharing digital to analog converter and successive... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2730466