Charge sampling filter circuit and charge sampling method

Details Charge sampling filter circuit and charge sampling method Charge sampling filter circuit and charge sampling method

2011-06-21

2011-06-21

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Specific identifiable device, circuit, or system

Unwanted signal suppression

C333S173000, C333S176000, C455S307000

Reexamination Certificate

active

07965135

ABSTRACT:
To provide a charge sampling filter circuit and a charge sampling method.A charge sampling filter circuit includes a first capacitor that samples an input signal, and in which at least a portion of electric charge stored in the first capacitor by sampling is output to a second capacitor that is connectable with the first capacitor. The charge sampling filter circuit is characterized by including a switching portion that switches a circuit mode including a sampling mode that causes the first capacitor to sample the input signal, and an output mode that causes the first capacitor and the second capacitor to be connected. A capacitance value of the first capacitor in the output mode is set to be lower than the capacitance value in the sampling mode.

REFERENCES:
patent: 5440306 (1995-08-01), Tatsumi
patent: 5986497 (1999-11-01), Tsugai
patent: 7327182 (2008-02-01), Dosho et al.
patent: 2002/0172170 (2002-11-01), Muhammad et al.
patent: 2003/0050027 (2003-03-01), Muhammad et al.
patent: 2005/0275026 (2005-12-01), Tsividis et al.
patent: 2009/0015306 (2009-01-01), Yoshizawa et al.
patent: 2009/0021297 (2009-01-01), Yoshizawa et al.
patent: 2009/0135039 (2009-05-01), Iida et al.
patent: 60-74711 (1985-04-01), None
patent: 6-164323 (1994-06-01), None
patent: 2007-174629 (2007-07-01), None
L. Carley et al., “High-Speed Low-Power Integrating CMOS Sample-and-Hold Amplifier Architecture”, Proceeding of IEEE 1995 Custom Integrated Circuits Conference, pp. 543-546 (1995).
Y. Tsividis et al., “Strange ways to use the MOSFET”, IEEE International Symposium on Circuits and Systems, pp. 449-452 (1997).
P. Andreani et al., “On the Use of MOS Varactors in RF VCO's”, IEEE Journal of Solid-State Circuits, pp. 905-910 (2000), vol. 35, No. 6.
R. Bagheri et al., “An 800MHz to 5GHz Software-Defined Radio Receive in 90nm CMOS”, 2006 IEEE International Solid-State Circuits Conference 26.6.
Ranganathan at al., “Discrete-Time Parametric Amplification Based on a Three-Terminal MOS Varactor: Analysis and Experimental Results”, IEEE Journal of Solid-State Circuits, vol. 38, No. 12, pp. 2087-2093 (2003).
J. Yuan, “A Charge Sampling Mixer with Embedded Filter Function for Wireless Applications,” Proceedings of IEEE 2000 International Conference on Microwave and Millimeter Wave Technology, pp. 315-318 (2000).
F. Chen et al., “A 0.25-mW Low-Pass Passive Sigma-Delta Modulator with Built-In Mixer for a 10-MHz IF Input”, IEEE Journal of Solid-State Circuits, vol. 32, No. 6, pp. 774-782 (1997).
A. Mirzaei et al., “A Second-Order Anti-aliasing Prefilter for a SDR Receiver”, IEEE 2005 Custom Integrated Circuits Conference, pp. 629-632 (2005).
A. Latiri et al., “A reconfigurable RF sampling receiving for multistandard applications”, C. R. Physique, vol. 7, pp. 785-793 (2006).
Supplementary European Search Report dated in Mar. 10, 2010, in EP 07 80 6839.

Affiliated with

Also associated with

Rating

Charge sampling filter circuit and charge sampling method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge sampling filter circuit and charge sampling method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge sampling filter circuit and charge sampling method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2653472