Charge-redistribution analog-to-digital converter with reduced c

Details Charge-redistribution analog-to-digital converter with reduced c Charge-redistribution analog-to-digital converter with reduced c

1995-04-07

1997-10-07

DeBoer, Todd E.

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

341118, 341172, H03M 112

Patent

active

056753403

ABSTRACT:
Methods and apparatus for an analog-to-digital converter (ADC) with reduced comparator-hysteresis effects. One embodiment uses a charge-redistribution ADC. One method performs an initial coarse analog-to-digital conversion to avoid overdriving an analog voltage comparator. One such method includes a redundant capacitor in an array of charge-redistribution capacitors used in the ADC for sample-and-hold and successive-approximation functions. Another method performs a traditional initial successive-approximation analog-to-digital conversion, and then performs an additional conversion-step test based on the least-significant bit of the initial result to correct for comparator errors in the initial conversion.

REFERENCES:
patent: 4072939 (1978-02-01), Heller et al.
patent: 4129863 (1978-12-01), Gray et al.
patent: 4195282 (1980-03-01), Cameron
patent: 4196420 (1980-04-01), Culmer et al.
patent: 4200863 (1980-04-01), Hodges et al.
patent: 4224605 (1980-09-01), Michaud et al.
patent: 4325055 (1982-04-01), Colardelle et al.
patent: 4336526 (1982-06-01), Weir
patent: 4348658 (1982-09-01), Carter
patent: 4620179 (1986-10-01), Cooper et al.
patent: 4641129 (1987-02-01), Doluca et al.
patent: 4812817 (1989-03-01), Bernard
patent: 4989004 (1991-01-01), Kanayama
patent: 5006853 (1991-04-01), Kiriaki et al.
patent: 5014055 (1991-05-01), Dingwall et al.
patent: 5138319 (1992-08-01), Tesch
patent: 5218362 (1993-06-01), Mayes et al.
patent: 5235333 (1993-08-01), Naylor et al.
patent: 5247210 (1993-09-01), Swanson
patent: 5258761 (1993-11-01), Fotouhi et al.
patent: 5287108 (1994-02-01), Mayes et al.
patent: 5321403 (1994-06-01), Eng, Jr. et al.
K. Kusumoto et al., "A 10-b 20-MHz 20 mW Pipelined Interpolating CMOS ADC," IEEE J. on Solid State Circuits, 28, 1200-1206, Dec. 1993.
K. Kusumoto et al., "A 10-b 20-MHz 30 mW Pipelined Interpolating CMOS ADC, " IEEE Int'l Solid-State Circuits Conference, Paper WP 4.3, 62-63 (1993).
S-H. Lee et al., "Digital-Domain Calibration of Multistep Analog-to-Digital Converters", IEEE Journal of Solid-State Circuits, 27, 1679-1688 (Dec. 1992).
T.L. Tewksbury, III et al., "Characterization Modeling, and Minimization of Transient Threshold Voltage Shifts in MOSFETs", IEEE Journal fo Solid-State Circuits, 29, 239-252 (Mar. 1994).

Affiliated with

Also associated with

Rating

Charge-redistribution analog-to-digital converter with reduced c does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge-redistribution analog-to-digital converter with reduced c, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge-redistribution analog-to-digital converter with reduced c will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2360800