Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2000-11-21
2003-08-26
Cunningham, Terry D. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
C327S148000
Reexamination Certificate
active
06611160
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
The invention relates generally to charge pump systems, and more particularly, to a charge pump system with reduced switching noise and/or low power requirements.
2. Related Art
Phase locked loop (PLL) circuits are widely used in many different applications. Three applications of PLL circuits are (1) to lock or align the output clock of a circuit with the clock input; (2) to multiply (i.e., increase) or divide (i.e., decrease) the output frequency of a circuit with respect to the input frequency; and (3) to provide clock recovery from signal noise. A phase-locked loop (PLL) circuit provides an output frequency that is adjusted to stay in sync with a reference signal.
A PLL commonly includes a charge pump and a loop filter. The charge pump controls the input voltage to a voltage controlled oscillator (VCO). The input voltage is based on inputs signals. For example, a charge pump may compare two input signals from a phase detector and vary the output voltage when the signals are out of phase. A differential charge pump may have four inputs from the phase detector and two outputs connected with a loop filter. A charge pump with a relatively high operating voltage requires a significant amount of semiconductor die space and consumes more power than a low voltage charge pump.
When a conventional PLL with a differential charge pump is locked, any mismatch in the current sources results in a leakage into the loop filter, generating sideband noise in the output signal. When the conventional charge pump's control signals are switched off, charge injection and clock feed-through results in undesirable fluctuations in the voltage from the loop filter to the VCO. The fluctuations cause the output frequency from the VCO to undesirably fluctuate.
The VCO output frequency varies based on an input voltage. A VCO typically outputs a sine wave. As the input voltage to the VCO increases, the output frequency from the VCO also increases. The dynamic range of the output voltage of a charge pump is an important factor in determining the maximum range and accuracy of the lock frequencies of the PLL.
Conventional PLLs generate noise, such as spurious sideband tones, phase noise, and switching noise. In a PLL, the noise may be created by a clock source feed through, charge injection at a P-type MOSFET (PMOS) or N-type MOSFET (NMOS) switching transistor, or another source. Also, the switching nodes of conventional charge pumps often have charge sharing resulting from parasitic capacitance.
For example, the differential charge pump described in Novof et al., Fully-Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and +/−50 ps Jitter, IEEE International Solid-State Circuits Conference, 1995, pp. 112-113 exhibits charge sharing and clock feed-through.
A charge pump charges and discharges a loop filter based on the phase difference between the inputs to the charge pump. A conventional charge pump provides an output current that is the difference between an up-current from a current source connected with a supply voltage and a down-current from a current source (current sink) connected with ground. A transistor is used to turn-on or off the current source and charges the output node (i.e., increases the output voltage). Another transistor turns-on or off the current sink and discharges the output node (i.e., decreases the output voltage). A loop filter is used to reduce the output voltage fluctuations caused by switching off the up and down currents. The up and down currents should be equal to maintain a constant output voltage.
Traditionally, in a CMOS charge pump, the current source and its transistor are P-channel devices. P-channel transistors handle the supply voltage better than N-channel devices. The current sink and its transistor are N-channel devices because N-channel devices handle the reference voltage better. It is therefore desirable to have a charge pump that operates at lower power level. Further, it is desirable to elimination noise generated by the charge pump.
SUMMARY
This invention is a low power charge pump having complementary transistors that isolate switching noise from the input switching transistors. The charge pump uses charged currents that are matched in both magnitude and time to reduce switching noise in the output of the charge pump. The charge pump is designed for use in a phase lock loop. The charge pump may be operated with a lower supply voltage than traditional charge pumps, thus consuming less power. The charge pump output is isolated from the input switching nodes to minimize the parasitic capacitance created by charge sharing. Thus, the switching noise created by the input switching transistors is greatly reduced.
Other systems, methods, features and advantages of the invention will be or will become apparent to one with skill in the art upon examination of the following figures and detailed description. It is intended that all such additional systems, methods, features and advantages be included within this description, be within the scope of the invention, and be protected by the accompanying claims.
REFERENCES:
patent: 4931749 (1990-06-01), Walters
patent: 5066870 (1991-11-01), Kobatake
patent: 5233314 (1993-08-01), McDermott et al.
patent: 5392205 (1995-02-01), Zavaleta
patent: 5491439 (1996-02-01), Kelkar et al.
patent: 5629650 (1997-05-01), Gersbach et al.
patent: 5646563 (1997-07-01), Kuo
patent: 5692164 (1997-11-01), Pantelakis
patent: 5703511 (1997-12-01), Okamoto
patent: 5740213 (1998-04-01), Dreyer
patent: 5751186 (1998-05-01), Nakao
patent: 5767736 (1998-06-01), Lakshmikumar et al.
patent: 5798660 (1998-08-01), Cheng
patent: 5870003 (1999-02-01), Boerstler
patent: 5886551 (1999-03-01), Narahara
patent: 5920233 (1999-07-01), Denny
patent: 5936445 (1999-08-01), Babanezhad et al.
patent: 6011822 (2000-01-01), Dreyer
patent: 6028473 (2000-02-01), Kamei et al.
patent: 6028780 (2000-02-01), Chang
patent: 6058033 (2000-05-01), Williams et al.
patent: 6064251 (2000-05-01), Park
patent: 6067336 (2000-05-01), Peng
patent: 6075406 (2000-06-01), Lee et al.
patent: 6172535 (2001-01-01), Hopkins
patent: 6194920 (2001-02-01), Oguri
patent: 6198320 (2001-03-01), Boerstler
patent: 6229345 (2001-05-01), Kirkland et al.
patent: 6292061 (2001-09-01), Qu
patent: 6320426 (2001-11-01), Shih
“Fully-Integrated CMOS Phase-Locked Loop with 15 to 240 MHz Locking Range and ±50ps Jitter,” Ilya Novof, John Austin, Russ Chmela, Todd Frank, Ram Kelkar, Ken Short, Don Strayer, Mark Styduhar, Steve Wyatt,ISSCC95/Session6/Digital Design Elements/Paper TA 6.5.
“Digital Clocks and Latches,” Ian Young,ISSCC96/Feb. 9, 1996/Sea Cliff/8:30 a.m.
Ali Akbar
Lee Chang-Hyeon
Cunningham Terry D.
Skyworks Solutions Inc.
Thomas Kayden Horstemeyer & Risley LLP
LandOfFree
Charge pump having reduced switching noise does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Charge pump having reduced switching noise, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge pump having reduced switching noise will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3119910