Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2003-01-27
2004-09-07
Phan, Trong (Department: 2818)
Static information storage and retrieval
Floating gate
Particular biasing
C365S185230
Reexamination Certificate
active
06788578
ABSTRACT:
FIELD OF THE INVENTION
This invention relates to semiconductor memory arrays, and in particular to charge pumps for providing prograrnming voltages to conductive lines such as word lines and bit lines in programmable semiconductor memory arrays such as electrically erasable read-only memories (EEPROM).
BACKGROUND OF THE INVENTION
Programming floating-gate non-volatile semiconductor memories such as EEPROMs typically involves charging up memory word lines (x-lines) and bit lines selected for programming. Specialized on-chip charge pumps can be used for selectively charging selected word lines and bit lines. As the space between the high-voltage nodes and the carrier injection points of the charge pump circuit decreases, the problem of carrier injection into the circuit substrate increases in importance. Carrier injection or escape occurs when conductive channels in active devices are driven to switch potential from high to low or low to high. Carrier injection into the circuit substrate and subsequent migration of electrons to the high-voltage nodes of the circuit can significantly degrade the pumping efficiency of the charge pumps.
In U.S. Pat. No. 6,069,825, Tang describes a charge pump for conductive lines in programmable semiconductor memory arrays, which allows reduced carrier injection into the circuit substrate. When a conductive line is selected for programming, a passive capacitor can be used to couple voltage pulses from an oscillator to a charge transfer node and on to the conductive line. During time periods between the voltage pulses, charge increments are transferred from a high-voltage source to the conductive line through the charge transfer node. Increasing the efficiency of the charge pump described by Tang could be achieved by increasing the frequency of the oscillator, or by increasing the area of the capacitor used for coupling the voltage pulses to the charge transfer node. Increasing the oscillator frequency can lead to increased power consumption. At the same time, increasing the transfer capacitor area sufficiently to achieve a desired charge pump efficiency can require an unacceptable increase in the die area for the array.
SUMMARY OF THE INVENTION
The present invention provides an improved self-decoding apparatus integrated on a chip for selectively charging conductive lines of a programmable non-volatile memory array for programming. In the preferred embodiment, the apparatus comprises comprises: oscillator output capacitive coupling circuitry connecting an oscillator output to a first control node corresponding to a selected conductive line, the capacitive coupling circuitry being responsive to a voltage on the first control node, for capacitively coupling voltage pulses from the oscillator output to the first control node while the conductive line is selected; control selective charge transfer circuitry connecting a high voltage source to a second control node through the first control node, the second control node corresponding to the conductive line and having a lower capacitance than the conductive line, for selectively transferring charge increments from the high-voltage source to the second control node while the conductive line is selected, in response to the voltage pulses received at the first control node and in response to a voltage on the second control node; conductive line charging control circuitry connecting the high voltage source to the conductive line and responsive to the second control node, for selectively transferring charge from the high voltage source to the conductive line while the conductive line is selected, in response to the voltage on the second control node; and conductive line isolation circuitry connecting the conductive line to the second control node, for selectively charging the second control node from the conductive line while the conductive line is selected, and for preventing a charging of the conductive line from the second control node.
REFERENCES:
patent: 4667312 (1987-05-01), Doung et al.
patent: 4829482 (1989-05-01), Owen
patent: 4905314 (1990-02-01), Kato et al.
patent: 5012132 (1991-04-01), Wang
patent: 5138190 (1992-08-01), Yamazaki et al.
patent: 5687116 (1997-11-01), Kowshik et al.
patent: 5734610 (1998-03-01), Pascucci
patent: 5963462 (1999-10-01), Engh et al.
patent: 6046626 (2000-04-01), Saeki et al.
patent: 6069825 (2000-05-01), Tang
patent: 6181629 (2001-01-01), Ogura
patent: 6212095 (2001-04-01), Chevallier
patent: 6292391 (2001-09-01), Nojima
patent: 6320797 (2001-11-01), Liu
patent: 6452842 (2002-09-01), Mullarkey
patent: 6549474 (2003-04-01), Liu
Tanzawa et al., “Circuit Techniques for a 1.8-V-Only NAND Flash Memory,” IEEE Journal of Solid-State Circuits, vol. 37 No. 1, p. 84-89, Jan. 2002.
Phan Trong
Popovici Andrei D.
Turbo IC, Inc.
LandOfFree
Charge pump for conductive lines in programmable memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Charge pump for conductive lines in programmable memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge pump for conductive lines in programmable memory array will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3237025