Charge pump circuits and methods

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Reexamination Certificate

active

06774707

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to charge pump circuits and methods, and more particularly, to charge pumps that provide a greater output voltage or use less stages.
Integrated circuits tend to run at low power supply voltages to reduce power consumption and accommodate process shrinking. However, certain elements within an integrated circuit may require a higher voltage such as electrically erasable programmable read-only memory cells (EEPROMs). When the available power supply cannot provide the required high voltage and the on-chip high voltage generation is in demand, the integrated circuit can include a charge pump circuit.
A charge pump circuit is a power supply circuit that boosts a power supply voltage to a higher voltage at an output. A charge pump circuit may include a plurality of pump stages that step up the supply voltage level. The each stage of the charge pump circuit has a pump capacitor and a transistor associated with it. As the source voltage at the transistor in each subsequent stage of the charge pump increases, the threshold voltage the transistor also increases.
In higher voltage stages of the charge pump, less current flows through the transistor toward the output terminal, degrading the performance of the charge pump, because of the increased threshold voltage in the higher voltage stages. The increased threshold voltage limits the number of stages that can be coupled together, and limits the upper range of the output voltage. It would therefore be desirable to provide charge pump circuits that extend the upper range of the output voltage relative to the input voltage to provide a high output voltage for low supply voltage applications.
BRIEF SUMMARY OF THE INVENTION
Charge pump circuits and methods of the present invention step up an input voltage to provide an output voltage. The charge pump circuits have one or more stages. Each stage may include a capacitor and a transistor. Each stage adds an incremental voltage to an input voltage. The capacitors elevate the voltage at a terminal of the transistors in each stage in response to a clock signal to provide the incremental voltage. The output voltage is the sum of the input voltage and the incremental voltages provided by each stage.
One or more of the stages of the charge pump circuit have a depletion transistor. Depletion transistors may be field-effect transistors that have a negative threshold voltage (at a zero source bias) as a result of an implant in the channel region of the device. The depletion transistors allow more current to flow to the output voltage in higher voltage stages of the charge pump, because the lower threshold voltage of depletion transistors provide improved current conductivity at higher source voltages.
The charge pump stages with depletion transistors can provide a greater incremental voltage increase than stages with native devices. Charge pumps of the present invention can provide a greater output voltage, or an equivalent output voltage using less stages, than prior art charge pumps. Charge pumps of the present invention may be used, for example, in programmable logic devices, application specific integrated circuits, processors, and memory devices.


REFERENCES:
patent: 5015884 (1991-05-01), Agrawal et al.
patent: 5121006 (1992-06-01), Pedersen
patent: 5225719 (1993-07-01), Agrawal et al.
patent: 5309046 (1994-05-01), Steele
patent: 5350954 (1994-09-01), Patel
patent: 5475335 (1995-12-01), Merrill et al.
patent: 5905291 (1999-05-01), Utsunomiya et al.
patent: 5978283 (1999-11-01), Hsu et al.
patent: 6037622 (2000-03-01), Lin et al.
patent: 6097161 (2000-08-01), Takano et al.
patent: 6107864 (2000-08-01), Fukushima et al.
patent: 6157242 (2000-12-01), Fukui
patent: 2002/0125935 (2002-09-01), Sawada et al.
patent: 61254078 (1986-11-01), None
“XC95144 In-System Programmable CPLD,” version 4.0, Xilinx, Inc., 2100 Logic Drive San Jose, CA 95124 (1998).

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Charge pump circuits and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge pump circuits and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge pump circuits and methods will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3287791

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.