Charge pump bias control in a phase lock loop

Details Charge pump bias control in a phase lock loop Charge pump bias control in a phase lock loop

1993-07-22

1994-08-02

Mis, David

Oscillators

Automatic frequency stabilization using a phase or frequency...

Transistorized controls

331 10, 331 15, 331 16, 331 17, H03L 7089, H03L 7093, H03L 710, H03L 718

Patent

active

053349539

ABSTRACT:
A phase lock loop (PLL) is configured as a frequency synthesizer with a first programmable frequency divider placed in the input signal path and a second programmable frequency divider located between the output of an current controlled oscillator (ICO) and the second input of a phase detector. A charge pump receives control pulses from the phase detector to generate first and second currents to control the ICO. The control currents are low-pass filtered and summed before application to the ICO. To improve loop stability, the summation current to the ICO is duplicated and used to control the bias on the charge pump. With proper biasing, first and second control currents become dependent on the second programmable divider ratio and maintain the unity gain bandwidth of the loop constant at a value much less than the digital sampling rate.

REFERENCES:
patent: 5144156 (1992-09-01), Kawasaki
patent: 5166641 (1992-11-01), Davis et al.

Affiliated with

Also associated with

Rating

Charge pump bias control in a phase lock loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge pump bias control in a phase lock loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge pump bias control in a phase lock loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-67340