Charge packet metering for coarse/fine programming of...

Details Charge packet metering for coarse/fine programming of... Charge packet metering for coarse/fine programming of...

2006-05-08

2008-11-04

Nguyen, Viet Q (Department: 2827)

Static information storage and retrieval

Floating gate

Particular biasing

C365S185220, C365S185240, C365S185250, C365S185280

Reexamination Certificate

active

07447075

ABSTRACT:
A non-volatile memory device is programmed by first performing a coarse programming process and subsequently performing a fine programming process. The coarse/fine programming methodology is enhanced by using an efficient verification scheme that allows some non-volatile memory cells to be verified for the coarse programming process while other non-volatile memory cells are verified for the fine programming process. The fine programming process can be accomplished using current sinking, charge packet metering or other suitable means.

REFERENCES:
patent: 5220531 (1993-06-01), Blyth et al.
patent: 5313421 (1994-05-01), Guterman et al.
patent: 5412601 (1995-05-01), Sawada et al.
patent: 5521865 (1996-05-01), Ohuchi et al.
patent: 5570315 (1996-10-01), Tanaka et al.
patent: 5623436 (1997-04-01), Sowards
patent: 5652719 (1997-07-01), Tanaka et al.
patent: 5712180 (1998-01-01), Guterman et al.
patent: 5712815 (1998-01-01), Bill et al.
patent: 5761222 (1998-06-01), Baldi
patent: 5808938 (1998-09-01), Tran et al.
patent: 5870344 (1999-02-01), Ozawa
patent: 5877984 (1999-03-01), Engh
patent: 5926409 (1999-07-01), Engh et al.
patent: 5949714 (1999-09-01), Hemink et al.
patent: 5969986 (1999-10-01), Wong
patent: 6151248 (2000-11-01), Harari et al.
patent: 6222762 (2001-04-01), Guterman et al.
patent: 6243290 (2001-06-01), Kurata et al.
patent: 6266270 (2001-07-01), Nobukata
patent: 6292394 (2001-09-01), Cohen et al.
patent: 6301161 (2001-10-01), Holzmann et al.
patent: 6317364 (2001-11-01), Guterman et al.
patent: 6424566 (2002-07-01), Parker
patent: 6522580 (2003-02-01), Chen et al.
patent: 6525964 (2003-02-01), Tanaka et al.
patent: 6529412 (2003-03-01), Chen et al.
patent: 6532172 (2003-03-01), Harari et al.
patent: 6597603 (2003-07-01), Lambrache et al.
patent: 6785164 (2004-08-01), Gonzalez et al.
patent: 6829167 (2004-12-01), Tu et al.
patent: 6856551 (2005-02-01), Mokhlesi et al.
patent: 6894929 (2005-05-01), Matsuoka et al.
patent: 6952365 (2005-10-01), Gonzalez et al.
patent: 7002843 (2006-02-01), Guterman et al.
patent: 7020026 (2006-03-01), Guterman
patent: 7068539 (2006-06-01), Guterman et al.
patent: 7088621 (2006-08-01), Guterman
patent: 7139198 (2006-11-01), Guterman et al.
patent: 7224760 (2007-05-01), Rokhsaz et al.
patent: 7317638 (2008-01-01), Guterman et al.
patent: 2002/0024846 (2002-02-01), Kawahara et al.
patent: 2002/0057598 (2002-05-01), Sakamoto
patent: 2002/0118574 (2002-08-01), Gongwer et al.
patent: 2003/0147278 (2003-08-01), Tanaka et al.
patent: 2003/0202403 (2003-10-01), Gonzalez et al.
patent: 2005/0162916 (2005-07-01), Guterman et al.
patent: 2006/0221700 (2006-10-01), Guterman et al.
patent: 1 249 842 (2002-10-01), None
patent: 02001357693 (2001-12-01), None
Office Action dated Jan. 10, 2008, U.S. Appl. No. 11/280,716, filed Nov. 16, 2005.
Office Action dated Mar. 18, 2008, U.S. Appl. No. 11/550,499, filed Oct. 18, 2006.
Office Action dated Mar. 18, 2008, U.S. Appl. No. 11/429,769, filed May 8, 2006.
Response to Office Action dated Mar. 21, 2008, U.S. Appl. No. 11/280,716, filed Nov. 16, 2005.
Kurata, Hideaki, et al., Constant-Charge-Injection Programming for 10-MB/s Multilevel AG-AND Flash Memories. 2002 Symposium On VLSI Circuits Digest of Technical Papers, pp. 302-303.
Johnson, William S., et al., Session XII: ROMs, PROMs and EROMs, 1980 IEEE International Solid State Circuits Conference, pp. 152-153.
Nobukata, Hiromi, et al., A 144Mb 8-Level NAND Flash Memory with Optimized Pulse Width Programming, 1999 Symposium on VLSI Circuits Digest of Technical Papers, pp. 39-40.
Ohkawa, Masayoshi, et al., TP 2.3: A 98 mm2 3.3V 64Mb Flash Memory with FN-NOR Type 4-level Cell, 1996 IEEE International Solid-State Circuits Conference, pp. 36-37.
Notice of Allowance, dated Aug. 13, 2007, U.S. Appl. No. 11/550,502, filed Oct. 18, 2006, Allowed Claims.
Office Action, dated Aug. 27, 2007, U.S. Appl. No. 11/550,499, filed Oct. 18, 2006.
Response to Office Action, dated Oct. 26, 2007, U.S. Appl. No. 11/280,716, filed Nov. 16, 2005.
Response to Office Action dated Jun. 16, 2008, U.S. Appl. No. 11/429,769, filed May 8, 2006.
Response to Office Action dated Jun. 13, 2008, U.S. Appl. No. 11/550,499, filed Oct. 18, 2006.
Notice of Allowance and Fees Due dated Jun. 5, 2008, U.S. Appl. No. 11/280,716, Filed Nov. 16, 2005.
Notice of Allowance dated Aug. 11, 2008, U.S. Appl. No. 11/429,769, filed May 8, 2006.
Office Action dated Jul. 22, 2008, European Patent Appl. No. 05711926.5.

Affiliated with

Also associated with

Rating

Charge packet metering for coarse/fine programming of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge packet metering for coarse/fine programming of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge packet metering for coarse/fine programming of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4045487