Charge domain vector-matrix product processing system

Details Charge domain vector-matrix product processing system Charge domain vector-matrix product processing system

1990-02-02

1992-02-18

Smith, Jerry

Boots, shoes, and leggings

364841, 364606, G06G 716, G06J 712

Patent

active

050899830

ABSTRACT:
A charge domain vector-matrix product processing system. The system includes a charge coupled device tapped delay line, an array of digital parallel shift register memory devices, and a signal processor. A sampled analog signal is stored within the tapped delay line, and multiple vectors of m-bit words are stored within the digital memory device. The signal processor sucessively applies vectors from the digital memory device and charge packets from the tapped delay line to an array of digital-analog multipliers. The signal processor then sums the outputs of the digital-analog multipliers and produces an output charge packet corresponding to a respective element of the vector-matrix product.

REFERENCES:
patent: 4156923 (1979-05-01), Lampe et al.
patent: 4161785 (1979-07-01), Gasparek
patent: 4316258 (1982-02-01), Berger
patent: 4430723 (1984-02-01), Tanikawa
patent: 4458324 (1981-07-01), Burke et al.
patent: 4464726 (1984-08-01), Chiang
patent: 4625293 (1986-11-01), Vogelsong et al.
patent: 4811270 (1989-03-01), Nash

Affiliated with

Also associated with

Rating

Charge domain vector-matrix product processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge domain vector-matrix product processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge domain vector-matrix product processing system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1828691