Charge coupled device random access memory

Details Charge coupled device random access memory Charge coupled device random access memory

1976-11-08

1977-11-29

Larkins, William D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

357 24, 357 91, 357 59, 365183, H03K 500, H01L 2978, H01L 2904, G11C 1124

Patent

active

040607380

ABSTRACT:
Semiconductor memory cells include gate conductor-insulator-semiconductor regions having storage and transfer portions in which the threshold voltage and surface potential-gate conductor voltage characteristics differ as between the storage and transfer portions. This may be achieved by employing relatively thick and relatively thin insulator areas at the storage and transfer portions, or vice versa, with a surface charge accumulation layer at the semiconductor region insulator interface. In a different form of cell structure, the insulator is a uniform thickness layer overlying the storage and transfer portions one of which includes a doped semiconductor region of the same conductivity type as, but higher dopant concentration than, the remainder of the semiconductor region. The difference in threshold voltage and surface potential characteristics is such that in response to first and second defined gate voltage levels, the potential well profile at the storage and transfer portions is changed in a manner permitting write in and read out of logic signal level related charge packets into and from the storage portion. Semiconductor memories include a matrix array of such cell structures, the gate conductor of a line of cells in the matrix forming part of a store/word conductor common to that line and a sense portion of each cell may form part of a common sense line for a line of cells extending perpendicularly to the store/word conductors. The memory cells may be fabricated by a process utilizing photolithographic alignment offset and self-aligning techniques in conjunction with diffusion and ion implantation techniques.

REFERENCES:
patent: 3533089 (1970-10-01), Wahlstrom
patent: 3720922 (1973-03-01), Kosonocky
patent: 3789267 (1974-01-01), Krambeck et al.
patent: 3796932 (1974-03-01), Amelio et al.
patent: 3811076 (1974-05-01), Smith
patent: 3911464 (1975-10-01), Chang et al.
patent: 3918997 (1975-11-01), Mohsen et al.
patent: 4014036 (1977-03-01), Ho et al.
patent: 4017883 (1977-04-01), Ho et al.
Engeler et al., "A Surface-Charge Random-Access Memory System," IEEE, J. Solid-State Circuits, vol. SC-7, (10/72), pp. 330-335.
Ho et al., "Reach-Through Mode Operation of Single-Electrode...Memory Cell," IBM Technical Disclosure Bulletin, vol. 15 (7/72), pp. 412-413.
Bhatia et al., "Irradiation Technique for Making Single Electrode Charge Coupled Storage Cell," IBM Tech. Disclosure Bulletin, vol. 15 (8/72), pp. 723-724.
Ho et al., "Single-Electrode One-Device Cell," IBM Tech. Disclosure Bulletin, vol. 15 (11/72), pp. 1765-1766.
Chiu, "One-Device Memory Cell with Step Oxide Structure," IBM Tech. Disclosure Bulletin, vol. 14, (4/72), pp. 3359-3360.
Spampinato et al., "Single Electrode One-Device Cell," IBM Tech. Disclosure Bulletin, vol. 15 (11/72), pp. 2019-2020.

Affiliated with

Also associated with

Rating

Charge coupled device random access memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge coupled device random access memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge coupled device random access memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1634583