Charge balancing method in a current input ADC

Details Charge balancing method in a current input ADC Charge balancing method in a current input ADC

2008-05-13

2008-05-13

JeanPierre, Peguy (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S155000

Reexamination Certificate

active

07372392

ABSTRACT:
A method for charge balancing in a current input ADC including maintaining a low capacitance value at the integrator output node where the capacitance value is independent of the integrator output voltage and operating conditions, generating a first voltage pedestal at a first active device switch at the end of the autozero phase having a first voltage polarity and a first magnitude, generating a second voltage pedestal at a second active device switch at the end of the integration phase having an opposite voltage polarity and the first magnitude, and summing the first voltage pedestal with the second voltage pedestal. The difference between the first voltage pedestal and the second voltage pedestal results in a net voltage error. The first and second voltage pedestals have the first magnitude under all operating conditions of the modulator and the two voltage pedestals cancel to yield a small net voltage error.

REFERENCES:
patent: 5479130 (1995-12-01), McCartney
patent: 6651036 (2003-11-01), Petrofsky
patent: 6750796 (2004-06-01), Holloway et al.
patent: 6869216 (2005-03-01), Holloway et al.
patent: 6956411 (2005-10-01), Holloway
patent: 6957910 (2005-10-01), Wan et al.
patent: 6962436 (2005-11-01), Holloway et al.
patent: 7075475 (2006-07-01), Wan
patent: 7164379 (2007-01-01), Rao
patent: 7196579 (2007-03-01), Ozawa
Nicolas Clement et al., “A Foundry MOSFET Electrometer for Single-Electron Detection,” International Microprocessor and Nanotechnology Conference, Digest of Papers, Oct. 27-29, 2004, pp. 74-75.
S. S. Rajput et al., “High Current Injection Effects of the Switching JFET's in the Current Electrometers,” IEEE Transactions on Instrumentation and Measurement, vol. 45, No. 1, Feb. 1996, pp. 314-316.
J. F. Duque-Carrillo et al., “High-Bandwidth CMOS Test Buffer with Very Small Input Capacitance,” Electronic Letters, Dec. 6, 1990, vol. 26, No. 25, pp. 2084-2086.

Affiliated with

Also associated with

Rating

Charge balancing method in a current input ADC does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Charge balancing method in a current input ADC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Charge balancing method in a current input ADC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2812909