Character line address counter clock signal generator for on...

Details Character line address counter clock signal generator for on... Character line address counter clock signal generator for on...

1999-05-14

2002-05-21

Luu, Matthew (Department: 2672)

Computer graphics processing and selective visual display system

Computer graphics processing

Character generating

C345S467000, C345S468000, C345S469000, C345S470000, C345S471000

Reexamination Certificate

active

06392650

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to address counter clock signal generators, and in particular, to address counter clock signal generators for addressing base character image information for display within an on screen display (“OSD”) contained within a displayed screen image.
2. Description of the Related Art
An OSD character generator is a character font based generator that uses an area of programmable memory to define a page of characters. Each character is defined by an address which points to the character cell matrix stored elsewhere in memory (typically in bit-mapped form). Addressing logic then steps through the page memory on a character-by-character basis across each row. Within each row of characters, a line address counter determines which line of the character matrix is to be displayed. This is represented in
FIG. 1
where, for example, the character “A” is shown as being part of a character cell matrix.
Each character is composed of a matrix of picture elements (“pixels”) P with a set number of pixels in the horizontal direction X and a set number of lines in the vertical direction Y. As each character is addressed, the line counter addresses the line of pixels required. This line of pixels is then loaded into a serializer register at the frequency of the character clock signal, following which the pixel data is sequentially read out at the frequency of the pixel clock signal as a train of pulses.
If a sequential counter is used to generate the character line address information, each horizontal line of OSD pixels displayed on the screen will follow sequentially. In a typical monitor having multiple synchronization (“multi-sync”) capabilities, the number of overall image lines displayed on the screen can vary depending upon the display format, or mode, being used.
Referring to
FIG. 2
, for example, VESA specifies several different modes of operation. As the monitor ensures that the height of the displayed image remains the same (typically 200 millimeters for a 17 inch CRT), the height of a single pixel row will decrease since the total number of vertical lines within the image increases. Therefore, if an OSD character has a fixed number of lines C (where typically C=18), then the character height will be reduced as the number of scan lines increases.
The OSD generator compensates for this variation in pixel height by increasing the number of lines within the character so as to maintain a constant character height. However, it is desirable that some control be allowed over the height of the OSD character by allowing variations in the number of character lines. Accordingly, since the number of lines that actually define the base character are fixed, the only way to increase the number of lines within the OSD character image is to repeat one or more of such defined lines. For example, to increase the displayed number of character lines from 18 to 20 lines, it becomes necessary to display two of the lines twice.
Therefore, in order to provide OSD characters of variable heights, it becomes necessary to use a character line address generation technique in which lines within the character can be repeated according to some predetermined algorithm. Additionally, such OSD addressing system must be capable of generating interlaced video in order to operate with interlaced image formats. (As is well known, in an interlaced image format, two successive fields are used to create one frame, with the even line numbers being displayed within the even field and the odd line numbers being displayed within the odd field. By displaying the odd lines and then the even lines in quick succession, the viewer is made to believe that the image is being refreshed at the field rate as opposed to half of the field rate.)
Referring to
FIG. 3
, in order to maintain a constant character height H, the number of lines N in an OSD character should, ideally, vary in direct proportion to the total number of lines V within the image. Three different example character heights are shown (Heights
1
,
2
and
3
). The minimum number of lines per character is indicated as being 18 since this corresponds to the number of lines in the basic character cell with no repeated lines.
Referring to
FIG. 4
, it can be seen how the displayed number of lines in an 18-line character cell must be increased for different numbers of image scan lines, where 320 image lines corresponds to the base 18 character lines (Height
2
within the graph of FIG.
3
).
As a practical matter, almost any number of displayed image lines V may be displayed within an image provided that the OSD character line duplication system is capable of accounting for this when it is desired to maintain a constant character height. However, in actual practice, it has become acceptable within the display industry to allow some variation in OSD character height (e.g., +/−15% about the nominal base character height). This allows the line address duplication system to use the same duplication algorithm within bands of image line counts.
For example,
FIG. 4
indicates that if 36 character lines are required within a 640 image line display, then 40 character lines are required for a 704 image line display. Therefore, 39 lines would theoretically be required for a 700 line image. However, in practice it may be acceptable to use the 36 character line repetition sequence for any number of image lines between 640 and 704 image lines. While this “rounding” approximation may create potential errors in the actual character heights compared to the ideal character heights, such errors are generally acceptable. (In this last example, the error would result in a variation of character height of less than +/−4% about the average period.)
It is possible to determine which lines of character image information should be repeated by using the ideal formula, shown below as Equation 1, to calculate the address for each character line, where TRUNC is a function which truncates to the integer value, H is the horizontal line number in the range of zero through N within the displayed character row, C is the number of lines within the base character matrix, and N is the required number of displayed character lines:
Character
⁢
 
⁢
Line
⁢
 
⁢
Address
=
TRUNC
⁡
[
H
*
C
N
]
(
1
)
The resulting address information is shown in
FIG. 5
, where it can be seen, for example, that all the even numbered character lines are repeated for an image with a total number of image lines in the range of 486-587 lines. In this example, an arbitrary number of 18 character rows has been chosen for illustration, with each row having 18 lines within the character matrix. Thus, the lowest number of image lines that can be displayed without losing any OSD character lines is 18×18=324. This number can also be expressed by a variable Z, where Z is equal to the total number of OSD lines to be displayed within the vertical image space.
In this example, with Z=324, every line is displayed once in the 324 line mode. As the number of image lines is increased for a given value of Z, character lines are selectively repeated in order to maintain the same character height. At 648 image lines, i.e., 2*Z, each OSD character line must be displayed twice. As mentioned above, in order to simplify the system, the image line modes can be grouped into intervals. A suitable grouping is found by dividing the range between the 324 and the 648 line modes into four discrete equal intervals. For example, in this case, the interval is equal to 324/4=81. More generally, this interval can be expressed as a variable Y, where Y=Z/4. Thus, for example, image modes with a number of image lines in the range of 324-404 can use the same line repetition sequence with acceptable character height variation.
In a typical OSD character generator, the character line address generator is a binary counter which takes a synchronization pulse from the horizontal scan system for the display monitor. The c

Affiliated with

Also associated with

Rating

Character line address counter clock signal generator for on... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Character line address counter clock signal generator for on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Character line address counter clock signal generator for on... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2849948