Channel looping apparatus for failure analysis

Details Channel looping apparatus for failure analysis Channel looping apparatus for failure analysis

1984-04-13

1986-12-23

Orsino, Jr., Joseph A.

Multiplex communications

Wide area network

Packet switching

371 8, 371 22, 371 71, H04J 116, H04J 314

Patent

active

046317198

ABSTRACT:
When a digital muldem employs protective switching, a requirement exists to perform revertive switching. The present disclosure illustrates a way to test the failed module after a switch to determine whether the module is actually failed or the decision to switch was based on momentary external conditions. The test is accomplished by looping back the "failed" module, passing data from one of the operative channels through the "failed" module and doing a bit by bit compare of input and output data for identity. If all of the muldems convert signals to a common frequency, only a single compare circuit need be used on a multiplexed basis.

REFERENCES:
patent: 4112414 (1978-09-01), Iscol et al.
patent: 4376999 (1983-03-01), Abbott et al.
Bodart et al.-Code and Speed Dependent TDM-Phillips Telecomm. Review-vol. 36, No. 4, Nov. 1978, pp. 197-209.

Affiliated with

Also associated with

Rating

Channel looping apparatus for failure analysis does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Channel looping apparatus for failure analysis, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Channel looping apparatus for failure analysis will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-176415