Channel bank loop-around test arrangement and method

Details Channel bank loop-around test arrangement and method Channel bank loop-around test arrangement and method

1979-04-26

1981-07-14

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 17, 371 24, 371 27, H04J 314

Patent

active

042790328

ABSTRACT:
A method of detecting analog signal degradations in channel bank apparatus. The apparatus interconnects a digital PCM line with a plurality of analog trunks by means of multiplex circuitry and a plurality of channel units each comprising a PCM-to-analog signal receive path and an analog-to-PCM signal transmit path. A plurality of sequences of prescribed PCM test code words, wherein each sequence is amplitude plottable against time into a triangularized waveform cycle, are circulated via a loop-around path bridging the receive and transmit paths of a channel unit.
A set of values, each corresponding to a type of analog signal degradation, is derived for each recovered word sequence, based on prescribed amplitude and slope characteristics of its waveform plot, and is averaged over the recovered sequences. If any average characteristic value is not within an expected tolerance of a corresponding prestored expected average value, a defective channel unit indication is displayed.

REFERENCES:
patent: 3892923 (1975-07-01), Ranner

Affiliated with

Also associated with

Rating

Channel bank loop-around test arrangement and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Channel bank loop-around test arrangement and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Channel bank loop-around test arrangement and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2168066