Oscillators – Automatic frequency stabilization using a phase or frequency... – Particular error voltage control
Reexamination Certificate
2000-12-12
2004-01-13
Kinkead, Arnold (Department: 2817)
Oscillators
Automatic frequency stabilization using a phase or frequency...
Particular error voltage control
C331S014000, C331S017000, C327S156000, C327S157000, C327S159000, C327S160000
Reexamination Certificate
active
06677824
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a phase-locked loop (PLL) arranged to facilitate changing of the output frequency to a desired frequency. The present invention also relates to a method of changing the output frequency of a PLL.
DESCRIPTION OF THE RELATED ART
Typically, a PLL comprises a charge pump, a phase comparator for controlling the charge pump to conduct for a time equal to the phase difference between a comparison frequency signal and feedback signal, a loop filter for filtering the output of the charge pump to output a control voltage, a voltage-controlled oscillator (VCO) for outputting an output signal having a frequency controlled by the control voltage output from the loop filter, and a feedback loop for feeding back the output signal to the phase comparator as said feedback signal and including a feedback frequency divider for frequency the signal on the feedback loop.
In a single-loop, integer-N PLL, the charge pumped onto the loop filter is set entirely by the transient error ratio between the current frequency and the desired output frequency. The conduction time of the charge pump generating the transient is entirely controlled by the dynamics of the closed loop. The PLL is an example of a sampled data control system which will display “inertia” under transient conditions due to charge transfer between the capacitors in the loop filter, typically an integration capacitor and a damping capacitor. As a result of this inherent inertia in the feedback loop, the control voltage is caused to overshoot the desired steady state value so that additional time is required for the control voltage and hence the frequency of the output signal to settle. Therefore, there is ringing in the control voltage until the loop servos out the error introduced by the control voltage overshooting, as the control voltage converges on its steady state value. This settle time of the loop to a particular error, known as its lock time is determined by the loop filter component values.
The present invention is intended to provide a PLL which minimises the settle time whilst maintaining a circuit structure which is easily implemented and reliable.
Attempts to date to decrease the settle time have relied upon increasing the magnitude of the charge pump gain to achieve an increase in the charge dumped onto the loop. However, such increase in the charge pump gain can cause instability in the loop dynamics. Attempts have been made to stabilise a higher gain mode by switching in additional damping in the loop filter. However, this is not desirable in an integrated solution as the need to switch additional damping capacitors and resistors increases the pin count of the IC card implementing the PLL. Furthermore, such switching in itself can cause problems as any switch inevitably has capacitance. Therefore, whilst such PLLs are effective to reduce the settle time somewhat, it would be desirable to produce the settle time further and to provide a more convenient PLL implementation.
SUMMARY OF THE INVENTION
According to a first aspect of the present invention, there is provided a method of operating a phase-locked loop comprising: a charge pump; a phase comparator for controlling the charge pump to conduct for a time equal to the phase difference between a comparison frequency signal and feedback signal; a loop filter for filtering the output of the charge pump to output a control voltage; a voltage-controlled oscillator for outputting an output signal having a frequency controlled by the control voltage output from the loop filter; and a feedback loop for feeding back the output signal to the phase comparator as said feedback signal and including a feedback frequency divider for frequency the signal on the feedback loop; the method comprising changing the frequency of the output signal by:
for a first period having a predetermined length, controlling the conduction time of the charge pump to place an amount of charge on the loop filter during the first period sufficient to produce a control voltage for controlling the voltage-controlled oscillator to output an output signal substantially at the desired output frequency; and
subsequently operating the phase-locked loop with a feedback frequency division ratio set to a proper value for locking the output frequency to the desired frequency.
According to a second aspect of the present invention there is provided a phase-locked loop comprising: a charge pump; a phase comparator for controlling the charge pump to conduct for a time equal to the phase difference between a comparison frequency signal and feedback signal; a loop filter for filtering the output of the charge pump to output a control voltage; a voltage-controlled oscillator for outputting an output signal having a frequency controlled by the control voltage output from the loop filter; and a feedback loop for feeding back the output signal to the phase comparator as said feedback signal and including a feedback frequency divider for frequency the signal on the feedback loop; wherein the phase-locked loop further comprises means for changing the frequency of the output signal to a desired frequency, comprising:
means for controlling the conduction time of the charge pump during a first period having a predetermined length to place an amount of charge on the loop filter during the first period sufficient to produce a control voltage for controlling the voltage controlled oscillator to output an output signal substantially at the desired output frequency; and
means for setting the feedback frequency division ratio to a proper value such that subsequent operation of the phase-locked loop locks the output frequency to the desired frequency.
Accordingly, the present invention allows the settle time to be increased by maintaining the slew rate of the loop filter at a high value during the first period. In other words, the present invention accelerates the provision of an appropriate amount of charge to the loop filter it may be termed a “charge accelerator”. In particular, this is done by controlling the conduction time of the charge pump to place an amount of charge on the loop filter sufficient to produce the necessary change in the control voltage provided to control the VCO. This allows the change to be placed on the loop filter more rapidly. In contrast the known PLLs require a large number of charge pump pulses to traverse the desired change in output frequency when the loop is operated normally by immediately setting the feedback frequency division ratio to its proper value for changing the output frequency.
Preferably at the end of the first period the feedback loop is opened for a second period to allow the control voltage output from the loop filter to settle and subsequently the feedback loop is closed.
In the second period, the charge pump is disabled to allow the control voltage on the loop filter to settle. During this time charge shuffles between the capacitors in the loop filter. For example, if the loop filter has an integration capacitor and a damping capacitor, charge may shuffle from the integration capacitor to the damping capacitor causing a slight decay in the control voltage. The overall settle time of the PLL is reduced if the charge pump is disabled in the second period, because the correct amount of charge has already been placed on the loop filter. If the feedback loop were closed during this period, the charge pump would cause additional amounts of charge to be pumped onto the loop filter. Although, through the feedback in the PLL, such charge pump pulses would eventually drive the control voltage to the desired value, the settle time would be increased.
Opening the feedback loop for the second period is preferred to reduce the settle time of the PLL, particularly if the first period is a single pulse. However it is not essential and is of less importance when the first period consists of plural control pulses because in that case the loop settles between each of the control pulses.
Subsequently, the loop is closed once again and the PLL operated n
Frommer William S.
Frommer & Lawrence & Haug LLP
Kessler Gordon
Kinkead Arnold
Sony United Kingdom Limited
LandOfFree
Changing the output frequency of a phase-locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Changing the output frequency of a phase-locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Changing the output frequency of a phase-locked loop will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3208694