Multiplex communications – Communication techniques for information carried in plural... – Combining or distributing information via time channels
Reexamination Certificate
2003-06-10
2009-11-03
Sheikh, Ayaz (Department: 2419)
Multiplex communications
Communication techniques for information carried in plural...
Combining or distributing information via time channels
C370S512000
Reexamination Certificate
active
07613212
ABSTRACT:
A centralized clock distribution mechanism for synchronous TDM communications traffic transported over asynchronous networks such as Ethernet networks. The centralized clocking mechanism of the present invention distributes a high accuracy central clock source to a plurality of CES modules over an Ethernet network. Clock synchronization information based on a high quality clock reference source is distributed to circuit emulation service (CES) modules in the network. CES modules receive the clock synchronization information and use it to reconstruct a local clock. A plurality of clock distributors provide clock redundancy whereby each CES module selects the best clock source to use in reconstructing the local clock.
REFERENCES:
patent: 5361277 (1994-11-01), Grover
patent: 5535217 (1996-07-01), Cheung et al.
patent: 5579513 (1996-11-01), Strohmer
patent: 5689688 (1997-11-01), Strong et al.
patent: 5852604 (1998-12-01), Cooley et al.
patent: 5867564 (1999-02-01), Bhusri
patent: 5958060 (1999-09-01), Premerlani
patent: 6308280 (2001-10-01), Joseph et al.
patent: 6643791 (2003-11-01), Teodorescu
patent: 6741952 (2004-05-01), Eidson
patent: 6744697 (2004-06-01), Mitra et al.
patent: 6751573 (2004-06-01), Burch
patent: 6765917 (2004-07-01), Jaakkola et al.
patent: 6775300 (2004-08-01), Kuo
patent: 6975653 (2005-12-01), Eidson
patent: 6999787 (2006-02-01), Zschintzsch
patent: 7058838 (2006-06-01), Xu
patent: 7151945 (2006-12-01), Myles et al.
patent: 7200158 (2007-04-01), Gustin
patent: 7289538 (2007-10-01), Paradise et al.
patent: 7295559 (2007-11-01), Reesor
patent: 7379480 (2008-05-01), Balasubramanian et al.
patent: 2001/0053193 (2001-12-01), Mitra et al.
patent: 2002/0186716 (2002-12-01), Eidson
patent: 2003/0158706 (2003-08-01), Eidson
patent: 2003/0169776 (2003-09-01), Reesor
patent: 2003/0235216 (2003-12-01), Gustin
patent: 2004/0062278 (2004-04-01), Hadzic et al.
patent: 2004/0117682 (2004-06-01), Xu
patent: 2004/0141526 (2004-07-01), Balasubramanian et al.
patent: 2004/0203951 (2004-10-01), Mazzara et al.
patent: 2006/0153182 (2006-07-01), Lockridge et al.
patent: 2007/0091934 (2007-04-01), Myles et al.
patent: 0501652 (1999-01-01), None
patent: WO9806194 (1998-02-01), None
patent: WO03075488 (2003-09-01), None
Analysis of digital tanlock loop with adaptive filtering; Tervo, R. Enriquez, R.; Dept. of Electr. Eng., New Brunswick Univ., Fredericton, NB; This paper appears in: Communications, Computers and Signal Processing, 1993., IEEE Pacific Rim Conference on Publication Date: May 19-21, 1993 vol. 1, On pp. 5-8 vol. 1.
A new method for clock distribution; Grover, W.D.; Network & Syst. Res., Telecommun. Res. Lab., Edmonton, Alta.; This paper appears in: Circuits and Systems I: Fundamental Theory and Applications, IEEE Transactions on Publication Date: Feb. 1994 vol. 41, Issue: 2 On pp. 149-160.
High-quality clock distribution method with fast-restoration forsynchronous ring networks; Uematsu, Y. Tomizawa, M. Matsumura, K. Matsuoka, S. Hagimoto, K.; NTT Opt. Network Syst. Labs., Japan; This paper appears in: Communications.
U.S. Appl. No. 10/218,284, filed Aug. 14, 2002, Paradise et al.
Stein et al., “TDM over IP”, draft-anavi-tdmoip-05.txt, Mar. 2003.
Malis et al., SONET/SDH Circuit Emulation over Packet (CEP), draft-ietf-pwe3-sonet-01.txt, Jan. 2003.
Pate et al., “TDM Service Specification for Pseudo-Wire Emulation Edge to Edge (PWE3)”, draft-ietf-pwe3-sonet-vt-00.txt, Aug. 2002.
Johnson, “TDM Circuit Emulation over Packet (CEP-TDM)”, draft-johnson-pwe3-tdm-00.txt, Feb. 2003.
Malis et al., “Unstructured Circuit Emulation over Packet (U-CEP)”, draft-malis-pwe3-unstruct-00.txt, Sep. 2002.
Vainshtein et al., “TDM Circuit Emulation Service over Packet Switched Network (CESoPSN)”, draft-vainshtein-cesopsn-03.txt, Jun. 2002.
Schulzrinne et al., “RTP: A Transport Protocol for Real-Time Applications”, RFC 1889, Jan. 1996.
R. Noro, M. Hamdi, J. P. Hubaux, “Circuit Emulation over IP Networks,” Proceedings of Protocols for High-Speed Networks VI, Salem, Mass., Aug. 1999, pp. 187-201.
Arnon Alex
Hardak Pavel
Klein Gila
Lahat Amir
Raz Yaron
Ahmed Salman
Atrica Israel Ltd.
Sheikh Ayaz
Zaretsky Howard
Zaretsky Patent Group PC
LandOfFree
Centralized clock synchronization for time division... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Centralized clock synchronization for time division..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Centralized clock synchronization for time division... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4122863