Central shared queue based time multiplexed packet switch with d

Details Central shared queue based time multiplexed packet switch with d Central shared queue based time multiplexed packet switch with d

1995-04-19

1996-08-13

Olms, Douglas W.

Multiplex communications

Wide area network

Packet switching

370 61, 370 856, 340826, H04L 1256

Patent

active

055463916

ABSTRACT:
A packet switch (25.sub.1) contains input port circuits (310) and output port circuits (380) inter-connected through two parallel paths: a multi-slot central queue (350) and a low latency by-pass cross-point switching matrix (360). The central queue has one slot dedicated to each output port to store a message portion ("chunk") destined for only that output port with the remaining slots being shared for all the output ports and dynamically allocated thereamong, as the need arises. Only those chunks which are contending for the same output port are stored in the central queue; otherwise, these chunks are routed to the appropriate output ports through the cross-point switching matrix. Each receiver classifies its resident chunks (as critical or non-critical) based upon both the urgency with which that chunk must be transmitted to its destination output port and by the status of the central queue. A critical chunk, i.e. one that must be transported as soon as possible to an output port is stored within the dedicated slot for that particular output port. Non-critical chunks are stored within available shared slots in the central queue. Independent least recently used arbiters (368, 385) separately control read and write access to the central queue based upon requests for service issued by input and output port circuits in order to impart assure fair access by each of these ports.

REFERENCES:
patent: 4314233 (1982-02-01), Clark
patent: 4752777 (1988-06-01), Franaszek
patent: 4922488 (1990-05-01), Niestegge
patent: 4929940 (1990-05-01), Franaszek et al.
patent: 4947387 (1990-08-01), Knorpp et al.
patent: 4952930 (1990-08-01), Franaszek et al.
patent: 5140582 (1992-08-01), Tsuboi et al.
patent: 5144297 (1992-09-01), Ohara
patent: 5144619 (1992-09-01), Munter
patent: 5157654 (1992-10-01), Cisneros
patent: 5179552 (1993-01-01), Chao
patent: 5274642 (1993-12-01), Widjaja et al.
Kuwahara et al. "A Shared Buffer Memory Switch for an ATM Exchange" Proc. ICC, 1989, pp. 118-122.
"IBM Unveils `Power Parallel`RS/6000", The Serlin Report on Parallel Processing, Jan. 1993. pp. 1-5.
M. M. Denneau et al., "The Switching Profile of the TF-1 Parallel Super-Computer", Supercomputing, Winter 1988, pp. 7-10.
P. Boyer et al., "Time Transparency Evaluation of an Asynchronous Time-Division Network", Proceedings of the International Switching Symposium, Mar. 1987, pp. 974-978.
D. W. Prince et al, "Look-Ahead Priority Arbitration System and Method", serial number 07/816,358; filed Dec. 27, 1991 (assigned to the present assignee hereof; assignee's docket number: KI991-022).

Affiliated with

Also associated with

Rating

Central shared queue based time multiplexed packet switch with d does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Central shared queue based time multiplexed packet switch with d, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central shared queue based time multiplexed packet switch with d will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1054832