Boots – shoes – and leggings
Patent
1980-06-26
1983-06-14
Zache, Raulfe B.
Boots, shoes, and leggings
G06F 936
Patent
active
043886850
ABSTRACT:
A central processor for use in a data processing system that is adapted for addressing a substantially larger virtual memory than the address space defined by the memory address field in an instruction normally provides. Information identifying an extended address is placed in working registers of the central processor. Other working registers in the central processor receive information corresponding to the memory word addressed by the instruction word. If the memory word requires indexing, the central processor adds the contents of an index register to the address contained in the memory address field of the memory word. If the resultant address is extended, the arithmetic and logic unit's carry logic is not inhibited and the larger address space is provided to one of the working registers. Concurrently, control logic is set within the central processor which causes the central processor to interpret the information as an extended address. If the memory word indicates that another memory word is required, the central processor performs similar calculations on the indirect word until an effective address is calculated. Several levels of indirection can be performed depending upon the characteristics of each preceding indirect word.
REFERENCES:
patent: 3401375 (1968-09-01), Bell et al.
patent: 3560933 (1971-02-01), Schwartz
patent: 3657705 (1972-04-01), Mekota, Jr. et al.
patent: 3818460 (1974-06-01), Beard et al.
patent: 3854126 (1974-12-01), Gray et al.
patent: 3938096 (1976-02-01), Brown et al.
patent: 3942155 (1976-03-01), Lawlor
patent: 3976976 (1976-08-01), Khosharian
patent: 4042911 (1977-08-01), Bourke et al.
patent: 4047243 (1977-09-01), Dijkstra
patent: 4047247 (1977-09-01), Stanley et al.
patent: 4126894 (1978-11-01), Cronshaw et al.
patent: 4128875 (1978-12-01), Thurber et al.
PDP-10 Reference Handbook, Copyright 1967, 1968, 1969, 1970, 1971 by Digital Equipment Corporation, pp. 1-12, 1-13, and 1-14.
DECsystem-10/DECsystem-20 Hardware Reference Manual, vol. I, Central Processor, Copyright 1978 by Digital Equipment Corporation, pp. 1-15 through 1-22.
Kotok Alan
Murphy Daniel L.
Stewart Robert E.
Digital Equipment Corporation
Zache Raulfe B.
LandOfFree
Central processor with apparatus for extended virtual addressing does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Central processor with apparatus for extended virtual addressing, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processor with apparatus for extended virtual addressing will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-167359