Central processing unit with integrated graphics functions

Details Central processing unit with integrated graphics functions Central processing unit with integrated graphics functions

1996-04-19

1999-08-17

Donaghue, Larry D.

Electrical computers and digital processing systems: processing

Processing architecture

Superscalar

345530, 345502, G06F 1500

Patent

active

059387564

ABSTRACT:
The integer execution unit (IEU) of a central processing unit (CPU) is provided with a graphics status register (GSR) for storing a graphics data scaling factor and a graphics data alignment address offset. Additionally, the CPU is provided with a graphics execution unit (GRU) for executing a number of graphics operations in accordance to the graphics data scaling factor and alignment address offset, the graphics data having a number of graphics data formats. In one embodiment, the GRU is also used to execute a number of graphics data addition, subtraction, rounding, expansion, merge, alignment, multiplication, logical, compare, and pixel distance operations. The graphics data operations are categorized into a first and a second category, and the GRU concurrently executes one graphics operations from each category. Furthermore, under this embodiment, the IEU is also used to execute a number of graphics data edge handling and 3-D array addressing operations, while the load and store unit (LSU) of the CPU is also used to execute a number of graphics data load and store operations, including conditional store operations.

REFERENCES:
patent: 4965752 (1990-10-01), Keith
patent: 5081698 (1992-01-01), Kohn
patent: 5157388 (1992-10-01), Kohn
patent: 5241636 (1993-08-01), Kohn
patent: 5254979 (1993-10-01), Trevett et al.
patent: 5268995 (1993-12-01), Diefendorff et al.
patent: 5394515 (1995-02-01), Lentz et al.
patent: 5533185 (1996-07-01), Lentz et al.
patent: 5546551 (1996-08-01), Kohn
patent: 5560035 (1996-09-01), Garg et al.
patent: 5574872 (1996-11-01), Rotem et al.
patent: 5592679 (1997-01-01), Yung
patent: 5594880 (1997-01-01), Moyer et al.
patent: 5604909 (1997-02-01), Joshi et al.
Mahon et al. "Hewlett-Packard Precision Architecture: The Processor" pp. 4-22, Aug. 1986.
"i860 Microprocessor Architecture"; Intel. Neal Margulis; Osborne McGraw-Hill 1991, pp. 8-10, pp. 171-175, pp. 182-183.
Robert Tobias, "The LR33020 GraphX Processor: A Single Chip X-Terminal Controller," LSI Logic Corporation, IEEE, Feb. 24, 1992, p. 358 to p. 363.
O. Awsienko et al., "Boundary Aligner," IBM Technical Disclosure Bulletin, Dec. 1984, vol. 27, No. 7B, pp. 4247-4248.
"MC88110--Second Generation RISC Microprocessor User's Manual," Motorola 1991, pp. 1-4 to 1-17; 3-1 to 3-2/15; 5-1 to 5-25; 7-9; 7-14, 7-15; 7-19; 7-20, 7-21.

Affiliated with

Also associated with

Rating

Central processing unit with integrated graphics functions does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Central processing unit with integrated graphics functions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processing unit with integrated graphics functions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-311035