Electrical computers and digital processing systems: processing – Processing architecture – Microprocessor or multichip or multimodule processor having...
Patent
1999-02-16
2000-09-19
An, Meng-Ai T.
Electrical computers and digital processing systems: processing
Processing architecture
Microprocessor or multichip or multimodule processor having...
712 32, 712 33, 712 10, 712220, 712205, 712206, G06F 1500
Patent
active
061227242
ABSTRACT:
A microcomputer MCU adopting the general purpose register method is enabled to have a small program capacity or a high program memory using efficiency and a low system cost, while enjoying the advantage of simplification of the instruction decoding as in the RISC machine having a fixed length instruction format of the prior art, by adopting a fixed length instruction format having a power of 2 but a smaller bit number than that of the maximum data word length fed for instruction execution. And, the control of the coded division is executed by noting the code bits.
REFERENCES:
patent: 4296469 (1981-10-01), Gunter et al.
patent: 4541047 (1985-09-01), Wada et al.
patent: 4858105 (1989-08-01), Kuriyama et al.
patent: 4947366 (1990-08-01), Johnson
patent: 5019968 (1991-05-01), Wang et al.
patent: 5050668 (1991-09-01), Dollas et al.
patent: 5202967 (1993-04-01), Matsuzaki et al.
patent: 5233694 (1993-08-01), Hotta et al.
patent: 5241633 (1993-08-01), Nishi
patent: 5317740 (1994-05-01), Sites
patent: 5394529 (1995-02-01), Brown, III et al.
patent: 5485587 (1996-01-01), Matsuo et al.
Taka, D., RISC Systems, 1990, pp. 49-71.
"i860 microprocessor internal architecture" Microprocessors and Microsystems, V. 14, No. 12, Mar. 1990, pp. 89-96.
"Cache Organization to Maximize Fetch Bandwidth," IBM Technical Disclosure Bulletin, V.32, No. 2, Jul. 1989, pp. 62-64.
M68000, 16/32-Bit Microprogrammers's Reference Manual, 1984, pp. 72, 77, 80.
Osborne, 16-bit Microprocessor Handbook, 1971, pp. 7-30 to 7-38.
Akao Yasushi
Asano Yoichi
Baba Shiro
Chaki Hideaki
Fujita Shuya
An Meng-Ai T.
El-Hady Nabil
Hitachi , Ltd.
LandOfFree
Central processing unit having instruction queue of 32-bit lengt does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Central processing unit having instruction queue of 32-bit lengt, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processing unit having instruction queue of 32-bit lengt will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1084121