Central processing apparatus and a compile method

Details Central processing apparatus and a compile method Central processing apparatus and a compile method

2005-03-22

2005-03-22

Chaki, Kakali (Department: 2124)

Data processing: software development, installation, and managem

Software program development tool

Translation of code

C712S226000, C718S102000

Reexamination Certificate

active

06871343

ABSTRACT:
Systems and methods are disclosed for generating a program executed by a central processing apparatus for assigning instructions of the program. The systems and methods may include dividing the program into a plurality of instruction sequences, each instruction sequence comprising a plurality of instructions not executable in parallel because of data dependency. In addition, the systems and methods may include moving an instruction sequence speculatively executable forward an instruction sequence not speculatively executable in the program and aligning the plurality of instruction sequences in correspondence with each of the plurality of buffers. Moreover, the systems and methods may include assigning a task number representing the instruction sequence and a corresponding buffer to each instruction and replacing a condition instruction by a commit instruction, the commit instruction including a condition, task numbers to be accepted if the condition is not satisfied and task numbers to be rejected if the condition is satisfied.

REFERENCES:
patent: 5185871 (1993-02-01), Frey et al.
patent: 5491829 (1996-02-01), Kau et al.
patent: 5511172 (1996-04-01), Kimura et al.
patent: 5778245 (1998-07-01), Papworth et al.
patent: 5974240 (1999-10-01), Chan
patent: 5974526 (1999-10-01), Garg et al.
patent: 6035122 (2000-03-01), Ando
patent: 6092176 (2000-07-01), Iadonato et al.
patent: 6105128 (2000-08-01), Hathaway et al.
patent: 6192464 (2001-02-01), Mittal
patent: 6289433 (2001-09-01), Garg et al.
patent: 6360309 (2002-03-01), Iadonato et al.
Sohi, Gurindar S. et al., “Multiscalar Processors”, 22ndInternational Symposium on Computer Architecture (ISCA-22); (1995).
Palacharla, S. et al., “Complexity-Effective Superscalar Processors”, 24thInternational Symposium on Computer Architecture (ISCA-24), pp. 1-13, (1997).
Mahlke, Scott A. et al., “A Comparison of Full and Partial Predicated Execution Support for ILP Processors”, (ISCA-22), pp.1-12, Jun. 1995.

Affiliated with

Also associated with

Rating

Central processing apparatus and a compile method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Central processing apparatus and a compile method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Central processing apparatus and a compile method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3432019