Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Reexamination Certificate
2008-06-03
2008-06-03
Kindred, Alford (Department: 2181)
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
C711S101000
Reexamination Certificate
active
07383421
ABSTRACT:
A data processing system includes an associative memory device containing n-cells, each of the n-cells includes a processing circuit. A controller is utilized for issuing one of a plurality of instructions to the associative memory device, while a clock device is utilized for outputting a synchronizing clock signal comprised of a predetermined number of clock cycles per second. The clock device outputs the synchronizing clock signal to the associative memory device and the controller which globally communicates one of the plurality of instructions to all of the n-cells simultaneously, within one of the clock cycles.
REFERENCES:
patent: 4575818 (1986-03-01), Almy et al.
patent: 4873626 (1989-10-01), Gifford
patent: 4907148 (1990-03-01), Morton
patent: 4983958 (1991-01-01), Carrick
patent: 5122984 (1992-06-01), Strehler
patent: 5150430 (1992-09-01), Chu
patent: 5319762 (1994-06-01), Mayer
patent: 5329405 (1994-07-01), Hou et al.
patent: 5373290 (1994-12-01), Lempel et al.
patent: 5440753 (1995-08-01), Hou et al.
patent: 5448733 (1995-09-01), Satoh et al.
patent: 5497488 (1996-03-01), Akizawa et al.
patent: 5602764 (1997-02-01), Eskandari-Gharnin
patent: 5640582 (1997-06-01), Hays et al.
patent: 5758176 (1998-05-01), Agarwal
patent: 5818873 (1998-10-01), Wall et al.
patent: 5822608 (1998-10-01), Dieffenderfer et al.
patent: 5828593 (1998-10-01), Schultz et al.
patent: 6089453 (2000-07-01), Kayser et al.
patent: 6295534 (2001-09-01), Mann
patent: 6317819 (2001-11-01), Morton
patent: 6542989 (2003-04-01), Duranton
patent: 6760821 (2004-07-01), Stefan et al.
patent: 04-291659 (1992-10-01), None
patent: 06-068053 (1994-03-01), None
patent: 11-345218 (1999-12-01), None
patent: 2001-045523 (2001-02-01), None
patent: 2001-229138 (2001-08-01), None
patent: WO 01/53933 (2001-07-01), None
“The Connex Engine: An in-memory device for fast string operations”; Gheorghe Stefan and Dominique Thiebaut; Jan. 11, 2002.
Mitu et al., “A CMOS Implementation of a Connex Memory,” pp. 579-582, IEEE, 1997.
Stefan, Gheorghe, “Silicon or Molecules? What's the Best for Splicing?”, Technical Univ. of Bucharest, Dept. of Electronics, pp. 158-181, 1998.
Stefan, Gheorghe, The Connex Memory. “A Physical Support for Tree/List Processing”, Technical Univ. of Bucharest, Dept. of Electronics, pp. 1-22, 1994.
Stefan, Gheorge and Benea, Robert, “Connex Memories & Rewriting Systems”, Politehnica Univ. of Bucharest, Dept. of Electronics, pp. 1299-1303, 1998.
Stefan, Denisa and Stefan, Gheorghe, “Bi-thread Microcontroller as Digital Signal Processor”, 1997 IEEE.
Hascsi, Zoltan, Mitu, Bogdan, Petre, Mariana and Stefan, Gheorghe, “High-Level Synthesis of an Enhanced Connex Memory”, 1996 IEEE, pp. 163-166.
Stefan, G. and Dragnici, F., “Memory Management Unit With a PerformantLRU Circuit” Polytechnic Institute of Bucharesi, pp. 89-96, Jan. 1991.
Thiebaut, Dominique and Stefan, Gheorghe, “Local Alignments of DNA Sequences with the Connex Engine” pp. 1-12, Sep. 2001.
Stefan, Gheorghe and Malita, Mihaela, “The Splicing Mechanism and the Connex Memory” Technical Univ. of Bucharest, Dept. of Electronics; Univ. of Bucharest, Fac. of Mathematics, pp. 225-229, 1997.
Hascsi, Zoltan and Stefan, Gheorghe, “The Connex Content Addressable Memory (C2AM)” “Politehnica” University of Bucharest, Electronics & Telecommunications Dpt., pp. 422-425, Sep. 1995.
Shaw D E et al: “Active Memory Chip: A Brief Survey And Case Study” Circuits, Systems And Signal processing, Cambridge, MS, US, vol. 6, No. 2, 1987 pp. 239-258, XP000747239.
Yamashita et al., “A 3.84 GIPS Integrated Memory Array Processing with 64 Processing Elements and a 2-Mb SRAM,” IEEE Journal of Solid-Sate Circuits, vol. 29, No. 11, Nov. 1994.
Stefan Gheorghe
Tomescu Dan
Brightscale Inc.
Geib Benjamin P.
Heaverstock & Owens LLP
Kindred Alford
LandOfFree
Cellular engine for a data processing system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cellular engine for a data processing system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cellular engine for a data processing system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2805260