Boots – shoes – and leggings
Patent
1987-03-16
1989-11-21
Clark, David L.
Boots, shoes, and leggings
340723, 340750, 340799, G09G 116, G06F 3153
Patent
active
048826839
ABSTRACT:
A new permutation bit map architecture is described for flexible cellular addressing, image creation, and frame buffer control in raster graphics machines. A new frame buffer address generator and address circuitry accesses frame buffer memory locations with different word and cell configuration addressing modes to increase performance and efficiency. A new graphics image data generator creates, modifies, and updates graphics image data in the frame buffer memory locations accessed by the multiple addressing mode word and cell configurations of the address generator and address circuitry. The graphics image data generator provides vector drawing, polygon filling, "Bit Blt's" or bit block transfers, alignment and masking of graphics image data, and refresh display of a raster view surface. Vector drawing is achieved with greatly increased performance because of the multiple cellular addressing modes of the addressing circuitry. A new and unusual permuted bit map organization of graphics image data is established in the frame buffer memory locations by the new flexible addressing architecture. The frame buffer address circuitry incorporates linear permutation networks that permute the user X,Y,Z coordinate addresses. The data generator circuit also incorporates linear permutation networks for normalizing, aligning and merging data retrieved from the frame buffer memory in raster operations. Parallel processing of accessed data is achieved using a frame buffer comprised of multiple memory banks. The system is also implemented in three dimensions. A new three-dimensional permuted bit map organization accommodates a variable number of multiple planes in the third dimension or bit depth dimension for varying the number of bits defining each pixel.
REFERENCES:
patent: 3988728 (1976-10-01), Inoue et al.
patent: 4129859 (1978-12-01), Iwamura et al.
patent: 4240075 (1980-12-01), Bringol
patent: 4245321 (1981-01-01), Gennettem
patent: 4246578 (1981-01-01), Kawasaki et al.
patent: 4330834 (1982-05-01), Murphy
patent: 4342990 (1982-08-01), Traster
patent: 4375079 (1983-02-01), Ricketts et al.
patent: 4445115 (1984-04-01), Rudgard
patent: 4517654 (1985-05-01), Carmean
patent: 4555763 (1985-11-01), Dahme
patent: 4559533 (1985-12-01), Bass et al.
patent: 4595917 (1986-06-01), McCallister et al.
patent: 4636783 (1987-01-01), Omachi
patent: 4642621 (1987-02-01), Nemoto et al.
patent: 4648049 (1987-03-01), Dines et al.
patent: 4688190 (1987-08-01), Bechtolsheim
patent: 4700320 (1987-10-01), Kapur
patent: 4716544 (1987-12-01), Bartley
Gupta, Sproull and Sutherland, "A VLSI Architecture for Updating Raster-Scan Displays", Aug. 1981, vol. 15, No. 3, pp. 333-340.
Foley, Van Dam, "Fundamentals of Interactive Computer Graphics", Jul. 1984, chapters 3, 10 and 12 et seq.
Newman, Sproull, "Principles of Interactive Computer Graphics", 1979, chapters 15, 19.
"A Configurable Pixel Cache for Fast Image Generation" by Andy Goris, Bob Fredrickson, & Harold L. Baeverstad, Jr., pp. 24-32.
"Architectures and Algorithms for Parallel Updates of Raster Scan Displays", Doctoral Dissertation by Satish Gupta, 1982.
Rupp Charle'3 R.
Stronge William R.
Clark David L.
Fairchild Semiconductor Corporation
Herndon H. R.
Kane, Jr. Daniel H.
Patch Lee
LandOfFree
Cellular addressing permutation bit map raster graphics architec does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cellular addressing permutation bit map raster graphics architec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cellular addressing permutation bit map raster graphics architec will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1429653