Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2005-06-07
2005-06-07
Ngo, Ricky (Department: 2667)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S380000, C370S395400
Reexamination Certificate
active
06904047
ABSTRACT:
A method for scheduling an input and output buffered ATM or packet switch and, more particularly, to a method for cell-scheduling an input and output buffered switch that is adapted to a high-speed large switch is provided. The input and output buffered switch has multiple switching planes, and its structure is used to compensated for decreasing performance of the input buffered switch resulting from HOL (head-of-line) blocking of the input buffered switch. The input and output buffered switch consists of input buffer modules grouping several input ports and output ports and output buffer modules, and each input buffer module has several FIFO queues for the associated module output buffer modules. In the input and output buffered switch having multiple switching planes, cell scheduling is carried out using a simple iterative matching (SIM) method. The SIM method consists of three operations, those are, request operation, grant operation, and accepting operation, and in the SIM method, the operations are iteratively carried out several times in one cell period, thereby matching efficiency can be increased. Each input buffered module determines simultaneously multiple FIFO queues served in one cell period, so that the SIM method with multiple selection ability has higher speed operations and better performance than conventional scheduling methods.
REFERENCES:
patent: 5299190 (1994-03-01), LaMaire et al.
patent: 5500858 (1996-03-01), McKeown
patent: 5517495 (1996-05-01), Lund et al.
patent: 6477169 (2002-11-01), Angle et al.
patent: 6570873 (2003-05-01), Isoyama et al.
patent: 6633568 (2003-10-01), Han et al.
patent: 6667984 (2003-12-01), Chao et al.
patent: 6747971 (2004-06-01), Hughes et al.
patent: 2002/0176431 (2002-11-01), Golla et al.
patent: 2003/0031193 (2003-02-01), Andrews et al.
Han In-Tack
Han Man-Soo
Lee Bhum-Cheol
Lee Jung-Hee
Electronics and Telecommunications Research Institute
Murphy Rhonda
Ngo Ricky
Seed IP Law Group PLLC
LandOfFree
Cell scheduling method of input and output buffered switch... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cell scheduling method of input and output buffered switch..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell scheduling method of input and output buffered switch... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3469994