Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2006-01-24
2006-01-24
Patel, Ajit (Department: 2664)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S389000, C370S360000
Reexamination Certificate
active
06990097
ABSTRACT:
A switch fabric implemented on a chip includes an array of cells and an I/O interface in communication with the array of cells for permitting exchange of data packets between the array of cells and components external to the array of cells. Each cell communicates with at least one other cell of the array, permitting an exchange of data packets between the cells of the array and an exchange of control information between the cells of the array. Each cell is operative to control transmission of data packets to other cells of the array at least in part on a basis of the control information. The control information is thus used to regulate the flow of data packets between cells.
REFERENCES:
patent: 4849751 (1989-07-01), Barber et al.
patent: 4955020 (1990-09-01), Stone et al.
patent: 5008878 (1991-04-01), Ahmadi et al.
patent: 5043980 (1991-08-01), Day, Jr. et al.
patent: 5072366 (1991-12-01), Simcoe
patent: 5247513 (1993-09-01), Henrion et al.
patent: 5278548 (1994-01-01), Haber
patent: RE34755 (1994-10-01), Eng et al.
patent: RE34811 (1994-12-01), Eng et al.
patent: 5377182 (1994-12-01), Monacos
patent: 5467347 (1995-11-01), Petersen
patent: 5787084 (1998-07-01), Hoang et al.
patent: 5790539 (1998-08-01), Chao et al.
patent: 5831980 (1998-11-01), Varma et al.
patent: 5859835 (1999-01-01), Varma et al.
patent: 5938736 (1999-08-01), Muller et al.
patent: 5999527 (1999-12-01), Petersén
patent: 6069895 (2000-05-01), Ayandeh
patent: 6111856 (2000-08-01), Huterer et al.
patent: 6144662 (2000-11-01), Colmant et al.
patent: 6188687 (2001-02-01), Mussman et al.
patent: 6438143 (2002-08-01), Higashida
patent: 6665495 (2003-12-01), Miles et al.
patent: 6757282 (2004-06-01), Ofek
patent: 6760328 (2004-07-01), Ofek
patent: 6778546 (2004-08-01), Epps et al.
patent: 6813243 (2004-11-01), Epps et al.
patent: 0 241 152 (1987-10-01), None
patent: 0 680 173 (1995-11-01), None
patent: 1 051 001 (2000-11-01), None
patent: WO 98/26539 (1998-06-01), None
US 5,361,257, 11/1994, Petersen (withdrawn)
Notani H et al: “An 8*8 ATM switch LSI with shared multi-buffer architecture” Proceedings of the Symposium on VLSI Circuits. Seattle, Jun. 4-6, 1992, Symposium on VLSI Circuits, New York, IEEE, US, pp. 74-75, XP010064987.
International Search Report PCT/CA02/00810, Aug. 1, 2003.
Annex to FORM PCT/ISA/206, PCT/CA02/00810.
French, R., Architectural Consideration for Internet Routers; retrieved from the internet guideline in file; Internet URL www.cise.ufl.edu/ rfrench, accessed Jul. 23, 2001.
Joseph Desposito; Router-On-A-Chip Manages Network Traffic with Wire-Speed QoS; Electronic Design; May 1, 2000; pp 64-65-66.
Werner Bux et al.; Technologies and Building Blocks for Fast Packet Forwarding; IEEE Communications Magazine; Jan. 2001; pp. 70-77.
Minagawa, N. et al. ; Dept. of Comput. Scil, University of Electro-Commun. Tokyo, Japan; Implementation of a network switch on chips;(Abstract) Communications, vol. 13, No. 1; retreived on Mar. 16, 2001 from INSPEC database.
Saturn: a terabit packet switch using dual round-robin; (abstract) Globecom'00 —IEEE, Global Telecommunications Conference; Dept. of Electr. Eng. Polytech, Univ.of Brooklyn, NY, U.S.A.; retrieved on Jun. 4, 2001 from INSPEC database.
Nanette J. Boden et al.; Myrinet—Gigabit-per-Second Local-Area Network (on line); Nov. 16, 1994 Myricom, Inc.; Internet URL http;//www.myrinet.com/research/publications/Hot.ps; retrieved on Mar. 14, 2001.
Vitesse Semiconductor Corporation (on line) ; Datasheet VSC880; Jan. 5, 2001; pp. 1-20; retrieved on Jul. 23, 2001; Internet URL www.vitesse.com/products/documents.cfm.family= document-id=180.
Vitesse Semiconductor Corporation (on line) ; Datasheet VSC870; Jun. 29, 2001; pp. 1-40; retrieved Jul. 23, 2001; Internet URL www.vitesse.com.
A New Architecture for Switch and Router Design; PMC-Sierra Inc.; Dec. 22, 1999; Internet URL http://www.pmcsierra.com/pressRoom/pht/lcs—wp.pdf retrieved on Jul. 4, 2001; pp. 1-8.
Network Processor Designs for Next-Generation Networking Equipment (on line) ; EZ Chip Technologies; Internet URL http://www.ezchip.com/images/pdfs/etchip—white—paper.pdf; retrieved on Jul. 4, 2001; Dec. 1999; pp. 1-4.
Cyrel Minkenberg et al. A combined Input an dOutput Queued Packet-Switched System Based on Prizma Switch-on-a-Chip Technology; Scalable High-Speed Switches/Routers with QoS Support; IBM Research, Zurich Research Laboratory; IEEE Communications Magazine; Dec. 2000; pp 70-84.
Werner Bux et al.; Technologies an d Building Blocks for Fast Packet Forwarding; Telecommunications Networking at the Start of the 21st Century; IEEE Communications Magazine; Jan. 2001; pp 70-77.
Child, J.; Bus-switching chip busts bandwidth barrier (on line) ; Internet URL http://www.computer-design.com/editorial/1995/06/directions/bus.html; retrieved on Mar. 15, 2001.
PSID—Based Communications Switching (on line ) ; Dec. 1997; Internet URL http://www.icube.com/commsw.pdf; retrieved on Mar. 15, 2001; pp 1-14.
Nick McKeown et al. “The Tiny Tera: a Packet Switch Core”; Departments of Electrical Engineering and Computer Science, Stanford University; Aug. 1996; http://tiny-tera.stanford.edu/tiny-tera/index.htwl.
Boudreault Yves
Cote Sebastien
De Maria Marcelo
Haughey John
Langlois Carl
4198638 Canada Inc.
Patel Ajit
LandOfFree
Cell-based switch fabric with inter-cell control for... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cell-based switch fabric with inter-cell control for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell-based switch fabric with inter-cell control for... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592069