Cell array of semiconductor memory device and method of...

Details Cell array of semiconductor memory device and method of... Cell array of semiconductor memory device and method of...

2007-12-28

2009-11-10

Tran, Michael T (Department: 2827)

Static information storage and retrieval

Floating gate

Particular connection

C365S226000

Reexamination Certificate

active

07616486

ABSTRACT:
A cell array of a flash memory device includes first and second memory block units, and a voltage generator. Each of the first and second memory block units includes a plurality of memory blocks having a plurality of memory cells. The voltage generator outputs a source voltage, a power supply voltage and a positive bias to the first and second memory block units. The first and second memory block units are connected in parallel through a bit line.

REFERENCES:
patent: 5764572 (1998-06-01), Hammick
patent: 5777923 (1998-07-01), Lee et al.
patent: 5818764 (1998-10-01), Yiu et al.
patent: 6381670 (2002-04-01), Lee et al.
patent: 6873561 (2005-03-01), Ooishi
patent: 2002-251885 (2002-09-01), None
patent: 2003-016792 (2003-01-01), None
patent: 1020050101685 (2005-10-01), None
patent: 1020060075361 (2006-07-01), None

Affiliated with

Also associated with

Rating

Cell array of semiconductor memory device and method of... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cell array of semiconductor memory device and method of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell array of semiconductor memory device and method of... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4073982