Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular signal path connections
Patent
1995-12-19
1997-12-23
Jackson, Jerome
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular signal path connections
257203, 257206, 257210, H01L 27092, H01L 27118
Patent
active
057010218
ABSTRACT:
A cell architecture for mixed signal applications is disclosed that utilizes significantly less silicon area than the prior art. The core cell includes a transistor arrangement in which substrate taps are located adjacent to the transistor pairs. This provides for a more "symmetric" cell array than those in the prior art. Through the placement of the taps outside of the transistors the power line connections can be routed in a simple and efficient manner. The architecture includes an extension portion in the contact region of the cell to further reduce wiring complexity. In addition the gate array architecture mirrors pairs of transistor columns to allow for the sharing of substrate taps between pairs of columns. This mirroring feature further reduces routing complexity. The cell architecture includes a substrate tap area that allows for the accommodation of a plurality of electrically isolated metal lines.
REFERENCES:
patent: 5072285 (1991-12-01), Ueda et al.
patent: 5298774 (1994-03-01), Ueda et al.
Aspec Technology, Inc.
Jackson Jerome
LandOfFree
Cell architecture for mixed signal applications does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cell architecture for mixed signal applications, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cell architecture for mixed signal applications will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1804153