Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
1999-11-12
2002-11-05
Meier, Stephen D. (Department: 2822)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S690000, C257S676000
Reexamination Certificate
active
06476478
ABSTRACT:
TECHNICAL FIELD OF THE INVENTION
The present invention relates to semiconductor chip packages, and in particular to a cavity semiconductor package with exposed leads and an exposed die pad, and a method for making the same.
BACKGROUND OF THE INVENTION
Semiconductor chip packages that have leads and a die pad exposed on the bottom surface are known. Some of the challenges of forming such packages, while ensuring that the leads and die pad remain locked to the package mold, are addressed in co-pending U.S. patent application, Ser. No. 09/395,875, entitled “Plastic Integrated Circuit Device Package and Micro-Leadframe and Method for Making the Package,” and in co-pending U.S. patent application, Ser. No. 09/393,016, entitled “Plastic Integrated Circuit Package and Method and Leadframe for Making the Package,” both of which are incorporated by reference herein in their entirety.
In these known semiconductor packages, the method of making the package includes molding an encapsulant around the semiconductor die, the die pad and the leads. While this method is suitable for some applications, in other applications such as packaging for power MOSFETs and GaAs chips, it is desirable to maintain a separation between, on the one hand, the package mold material, and on the other hand, the semiconductor die and bond wires. Forming such package with leads exposed on the bottom surface thereof presents special challenges, particularly in ensuring that the leads and die pad remain within the package mold.
SUMMARY OF THE INVENTION
Therefore, a need has arisen for a semiconductor chip package and packaging method that meets these challenges. In particular, a need has arisen for a cavity semiconductor package with exposed leads and die pad, where the lead and die pad remain locked to the package mold, and a method for making the same.
Accordingly, a method for assembling a semiconductor chip package is disclosed. In one embodiment, the method includes forming a lead frame with a die pad and leads. At least one of the leads has a tab projecting upward and laterally from a body of the lead. In one embodiment, curved tips are formed on the inner ends of the leads. At least a portion of the lead frame is encapsulated with a mold material to form a package mold having a cavity. The cavity has a floor with a thickness substantially similar to the thickness of the leads so as to expose upper surfaces of the inner ends of the leads. The leads have lower surfaces exposed at the lower surface of the package mold. In one embodiment, the lead tab is entirely encapsulated within the package mold. A semiconductor die is mounted on the lead frame subsequent to the encapsulation of at least a portion of the lead frame. The semiconductor die is enclosed in the package mold by placing a covering such as a lid over the semiconductor die.
In another aspect of the present invention, a semiconductor chip package is disclosed. In one embodiment, the semiconductor chip package includes a semiconductor die mounted on a die pad and a plurality of leads projecting inward toward the semiconductor die. At least one of the leads has a tab projecting upward and laterally from the body of the lead. The package also includes a package mold with a cavity that has a floor. The thickness of the floor is substantially similar to the thickness of the leads, so as to expose upper surfaces of the inner ends of the leads. The leads have lower surfaces exposed at the lower surface of the package mold. The lead tab is entirely encapsulated within the package mold. The package also includes a lid attached to the package mold covering the cavity.
An advantage of the present invention is that the above described packaging method yields a cavity semiconductor package which may be used in applications where contact between the package mold and the semiconductor die and/or bond wires is undesirable. Another advantage of the present invention is that the package and method allow the leads and die pad to be securely held in place by the package mold.
REFERENCES:
patent: 3838984 (1974-10-01), Crane et al.
patent: 4530152 (1985-07-01), Roche et al.
patent: 4737839 (1988-04-01), Burt
patent: 4812896 (1989-03-01), Rothgery et al.
patent: 5041902 (1991-08-01), McShane
patent: 5157480 (1992-10-01), McShane et al.
patent: 5172213 (1992-12-01), Zimmerman
patent: 5172214 (1992-12-01), Castro
patent: 5200362 (1993-04-01), Lin et al.
patent: 5200809 (1993-04-01), Kwon
patent: 5214845 (1993-06-01), King et al.
patent: 5216278 (1993-06-01), Lin et al.
patent: 5221642 (1993-06-01), Burns
patent: 5258094 (1993-11-01), Furui et al.
patent: 5273938 (1993-12-01), Lin et al.
patent: 5277972 (1994-01-01), Sakumoto et al.
patent: 5278446 (1994-01-01), Nagaraj et al.
patent: 5279029 (1994-01-01), Burns
patent: 5332864 (1994-07-01), Liang et al.
patent: 5336931 (1994-08-01), Juskey et al.
patent: 5343076 (1994-08-01), Katayama et al.
patent: 5406124 (1995-04-01), Morita et al.
patent: 5424576 (1995-06-01), Djennas et al.
patent: 5435057 (1995-07-01), Bindra et al.
patent: 5474958 (1995-12-01), Djennas et al.
patent: 5508556 (1996-04-01), Lin
patent: 5521429 (1996-05-01), Aono et al.
patent: 5604376 (1997-02-01), Hamburgen et al.
patent: 5608267 (1997-03-01), Makulikar et al.
patent: 5639990 (1997-06-01), Nishihara et al.
patent: 5640047 (1997-06-01), Nakashima
patent: 5641997 (1997-06-01), Ohta et al.
patent: 5644169 (1997-07-01), Chun
patent: 5646831 (1997-07-01), Manteghi
patent: 5650663 (1997-07-01), Parthasarathi
patent: 5683806 (1997-11-01), Sakumoto et al.
patent: 5696666 (1997-12-01), Miles et al.
patent: 5701034 (1997-12-01), Marrs
patent: 5710064 (1998-01-01), Song et al.
patent: 5776798 (1998-07-01), Quan et al.
patent: 5783861 (1998-07-01), Son
patent: 5835988 (1998-11-01), Ishii
patent: 5859471 (1999-01-01), Kuraishi et al.
patent: 5866939 (1999-02-01), Shin et al.
patent: 5877043 (1999-03-01), Alcoe et al.
patent: 5894108 (1999-04-01), Mostafazadeh et al.
patent: 5977613 (1999-11-01), Takata et al.
patent: 5977630 (1999-11-01), Woodworth et al.
patent: 5981314 (1999-11-01), Glenn et al.
patent: 6001671 (1999-12-01), Fjelstad
patent: 6130473 (2000-10-01), Mostafazadeh et al.
patent: 6143981 (2000-11-01), Glenn
patent: 6229200 (2001-05-01), McIellan et al.
patent: 6239384 (2001-05-01), Smith et al.
patent: 57-45959 (1982-03-01), None
patent: 58-160095 (1983-08-01), None
patent: 59-227143 (1984-12-01), None
patent: 62-9639 (1985-07-01), None
patent: 61-39555 (1986-02-01), None
patent: 63-205935 (1988-08-01), None
patent: 63-233555 (1988-09-01), None
patent: 64-54749 (1989-03-01), None
patent: 3-108745 (1991-05-01), None
patent: 7-312405 (1995-11-01), None
patent: 8-125066 (1996-05-01), None
patent: 8-306853 (1996-11-01), None
patent: 9-8205 (1997-01-01), None
patent: 9-8206 (1997-01-01), None
patent: 9-8207 (1997-01-01), None
patent: 9-92775 (1997-04-01), None
patent: 94-1979 (1994-01-01), None
patent: 96-9774 (1996-04-01), None
Alvarez Angel O.
Swiss Gary L.
Amkor Technology Inc.
Perkins Pamela
Stetina Brunda Garred & Brucker
LandOfFree
Cavity semiconductor package with exposed leads and die pad does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cavity semiconductor package with exposed leads and die pad, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cavity semiconductor package with exposed leads and die pad will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2980487