Semiconductor device manufacturing: process – Chemical etching – Combined with the removal of material by nonchemical means
Patent
1996-05-23
1999-09-07
Utech, Benjamin
Semiconductor device manufacturing: process
Chemical etching
Combined with the removal of material by nonchemical means
438691, 438692, 156345, H01L 21302
Patent
active
059486970
ABSTRACT:
A slurry for chemical-mechanical polishing comprises a high pH solution with particles of a catalyst mixed with the high pH solution for accelerating the polishing rate. The catalyst preferably is a metal selected from the group consisting of platinum, silver, palladium, copper, rhodium, nickel, and iron. The catalyst may be impregnated into a polishing pad used to apply the slurry to a surface. A CMP process for metal surfaces includes applying a slurry to a metal surface to be polished, and providing an electrical bias to the workpiece and to the slurry for controlling the polishing rate. The electrical bias is provided to dies in the workpiece by means of an electrical connection between a bias voltage source and scribe lines between adjacent dies.
REFERENCES:
patent: 4543171 (1985-09-01), Firester et al.
patent: 4579609 (1986-04-01), Reif et al.
patent: 4596627 (1986-06-01), Hackleman et al.
patent: 4613345 (1986-09-01), Thicke et al.
patent: 4629635 (1986-12-01), Brors
patent: 4995954 (1991-02-01), Guilinger et al.
patent: 5055416 (1991-10-01), Weber
patent: 5225034 (1993-07-01), Yu et al.
patent: 5256565 (1993-10-01), Bernhardt et al.
patent: 5318927 (1994-06-01), Sandhu et al.
patent: 5338416 (1994-08-01), Mlcak et al.
patent: 5352277 (1994-10-01), Sasaki
patent: 5354490 (1994-10-01), Yu et al.
patent: 5382272 (1995-01-01), Cook et al.
patent: 5464509 (1995-11-01), Mlcak et al.
patent: 5480476 (1996-01-01), Cook et al.
patent: 5482598 (1996-01-01), Isaka et al.
patent: 5709593 (1998-01-01), Guthrie et al.
C. Duvvury et al., "Dynamic Gate Coupling of NMOS for Efficient Output ESD Protection," IEEE Proceedings of the IRP, Sanvary, 1992, pp. 141-150.
Chen Kin-Chan
LSI Logic Corporation
Utech Benjamin
LandOfFree
Catalytic acceleration and electrical bias control of CMP proces does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Catalytic acceleration and electrical bias control of CMP proces, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Catalytic acceleration and electrical bias control of CMP proces will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1804149