Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Slope control of leading or trailing edge of rectangular or...
Reexamination Certificate
2007-04-17
2007-04-17
Nguyen, Long (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Slope control of leading or trailing edge of rectangular or...
C327S112000, C326S083000
Reexamination Certificate
active
10855369
ABSTRACT:
A method and apparatus for minimizing harmonic content in a digital signal driver circuit are disclosed. A digital input signal applied to an input node generates a corresponding digital output in a circuit with two or more MOS devices in cascode connection with each other. The slew rate of leading or trailing edge transitions associated with the output signal are controlled using one or more parasitic capacitances associated with the fabrication of two or cascode connected MOS devices. The two or more cascode connected MOS devices may further each have gate electrodes connected to a fixed potential so as to minimize the harmonic content. A control signal may further be applied to each gate electrode to turn off a leakage current path between source and drain electrodes. Harmonics may further be controlled by limiting a conductance between gate electrodes and fixed potentials using an active or passive device.
REFERENCES:
patent: 4069429 (1978-01-01), White et al.
patent: 5128560 (1992-07-01), Chern et al.
patent: 5187686 (1993-02-01), Tran et al.
patent: 5198699 (1993-03-01), Hashimoto et al.
patent: 5220607 (1993-06-01), Rebel
patent: 5408497 (1995-04-01), Baumann et al.
patent: 5512844 (1996-04-01), Nakakura et al.
patent: 5514992 (1996-05-01), Tanaka et al.
patent: 5557223 (1996-09-01), Kuo
patent: 5703519 (1997-12-01), Crook et al.
patent: 5748029 (1998-05-01), Tomasini et al.
patent: 5811992 (1998-09-01), D'Souza
patent: 5946175 (1999-08-01), Yu
patent: 6064230 (2000-05-01), Singh
patent: 6118302 (2000-09-01), Turner et al.
patent: 6124741 (2000-09-01), Arcus
patent: 6137338 (2000-10-01), Marum et al.
patent: 6144217 (2000-11-01), Iwata et al.
patent: 6744294 (2004-06-01), Svensson et al.
patent: 0635932 (1995-01-01), None
patent: 57/31043 (1982-02-01), None
patent: 58/213531 (1983-12-01), None
patent: 63/74323 (1988-04-01), None
Weste et al., Principle of CMOS VLSI Design: A Systems Perspective, 1993, Addison-Wesley Publishing Company, 2ndedition, pp. 183-186.
Weste et al., Principle of CMOS VLSI Design—A Systems Perspective, 1993, Addison-Wesley Publishing Company, 2.sup.nd Edition, pp. 183-186.
Keiko Makie-Fukuda, et al., “Substrate noise Reduction using Active Guard Band Filters in Mixed-Signal Integrated Circuits,” 1995 Symposium on VLSI Circuits Digest of Technical Papers, Kyoto, Jun. 8-10, pp. 33-34.
Graeme, J., Applications of Operational Amplifiers—Third Generation Techniques, McGraw-Hill, 1973, pp. 53-57.
Microelectronics, Jacob Millman, McGraw-Hill, 1979, pp. 95-96.
Mattisson Sven
Svensson Lars
Nguyen Long
Potomac Patent group PLLC
Telefonaktiebolaget L M Ericsson (publ)
LandOfFree
Cascode signal driver with low harmonic content does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cascode signal driver with low harmonic content, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascode signal driver with low harmonic content will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3790812