Cascode I/O driver with improved ESD operation

Details Cascode I/O driver with improved ESD operation Cascode I/O driver with improved ESD operation

2011-03-08

2011-03-08

Fureman, Jared J (Department: 2836)

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

C361S088000, C361S091100, C361S111000

Reexamination Certificate

active

07903379

ABSTRACT:
A cascode I/O driver is described that includes a barrier formed in the shared region between the two transistors. The barrier region allows the I/O driver to be designed to primarily meet I/O requirements. Accordingly, improved operating speeds are achieved. An system is described that includes an I/O driver in parallel with an ESD device. In an embodiment, the I/O driver may assist the ESD device in discharging electrostatic, after the ESD begins conducting.

REFERENCES:
patent: 4487639 (1984-12-01), Lam et al.
patent: 4551743 (1985-11-01), Murakami
patent: 4683637 (1987-08-01), Varker et al.
patent: 4769687 (1988-09-01), Nakazato et al.
patent: 4992843 (1991-02-01), Blossfeld et al.
patent: 5043778 (1991-08-01), Teng et al.
patent: 5086322 (1992-02-01), Ishii et al.
patent: 5258642 (1993-11-01), Nakamura
patent: 5391907 (1995-02-01), Jang
patent: 5436183 (1995-07-01), Davis et al.
patent: 5473500 (1995-12-01), Payne et al.
patent: 5565375 (1996-10-01), Hiser et al.
patent: 5581104 (1996-12-01), Lowrey et al.
patent: 5767552 (1998-06-01), Casper et al.
patent: 5780897 (1998-07-01), Krakauer
patent: 5814865 (1998-09-01), Duvvury et al.
patent: 5834793 (1998-11-01), Shibata
patent: 5847429 (1998-12-01), Lien et al.
patent: 5852375 (1998-12-01), Byrne et al.
patent: 5852540 (1998-12-01), Haider
patent: RE36024 (1999-01-01), Ho et al.
patent: 5877046 (1999-03-01), Yu et al.
patent: 5880917 (1999-03-01), Casper et al.
patent: 5930094 (1999-07-01), Amerasekera et al.
patent: 5949254 (1999-09-01), Keeth
patent: 5956598 (1999-09-01), Huang et al.
patent: 5982599 (1999-11-01), Ma et al.
patent: 5986867 (1999-11-01), Duvvury et al.
patent: 6013936 (2000-01-01), Colt, Jr.
patent: 6069610 (2000-05-01), Denda et al.
patent: 6091594 (2000-07-01), Williamson et al.
patent: 6096610 (2000-08-01), Alavi et al.
patent: 6104589 (2000-08-01), Williamson
patent: 6118323 (2000-09-01), Chaine et al.
patent: 6130811 (2000-10-01), Gans et al.
patent: 6137338 (2000-10-01), Marum et al.
patent: 6140682 (2000-10-01), Liu et al.
patent: 6147538 (2000-11-01), Andresen et al.
patent: 6181540 (2001-01-01), Schoenfeld et al.
patent: 6194764 (2001-02-01), Gossner et al.
patent: 6204537 (2001-03-01), Ma
patent: 6246094 (2001-06-01), Wong et al.
patent: 6271566 (2001-08-01), Tsuchiaki
patent: 6310379 (2001-10-01), Andresen et al.
patent: 6331469 (2001-12-01), Park et al.
patent: 6344669 (2002-02-01), Pan
patent: 6346729 (2002-02-01), Liang et al.
patent: 6399973 (2002-06-01), Roberds
patent: 6465852 (2002-10-01), Ju
patent: 6466423 (2002-10-01), Yu
patent: 6515344 (2003-02-01), Wollesen
patent: 6662084 (2003-12-01), Hiraki et al.
patent: 6700151 (2004-03-01), Peng
patent: 6713993 (2004-03-01), Descombes
patent: 6730967 (2004-05-01), Lin
patent: 6809386 (2004-10-01), Chaine et al.
patent: 6826026 (2004-11-01), Duvvury et al.
patent: 6828638 (2004-12-01), Keshavarzi et al.
patent: 6958518 (2005-10-01), Wylie
patent: 7253064 (2007-08-01), Chaine et al.
patent: 7276768 (2007-10-01), Furukawa et al.
patent: 2002/0142552 (2002-10-01), Wu
patent: 2005/0275055 (2005-12-01), Parthasarathy et al.
Anderson, Warren R., et al., “ESD protection for mixed-voltage I/O using NMOS transistors stacked in a cascode configuration”,IEEE Electrocal Overstress/Electrostatic Discharge Symposium Proceedings, 1998, (1998).54-62.
Wolf, S. ,Silicon Processing for the VLSI Era, vol. 2: Process Integration, Lattice Press, CA, (1990), 45-48.
U.S. Appl. No. 10/231,879 Non Final office action mailed Dec. 2, 2003, 14 pgs.
U.S. Appl. No. 10/231,879 Notice of allowance mailed Apr. 20, 2004, 5 pgs.
U.S. Appl. No. 10/231,879 Response filed Mar. 1, 2004 to Non Final office action mailed Dec. 2, 2003, 18 pgs.
U.S. Appl. No. 10/853,538 Final Office Action mailed Jun. 30, 2006, 9 pgs.
U.S. Appl. No. 10/853,538 Final Office Action mailed Jul. 27, 2005, 11 pgs.
U.S. Appl. No. 10/853,538 Non-Final Office Action mailed Jan. 9, 2006, 8 pgs.
U.S. Appl. No. 10/853,538 Non-Final Office Action mailed Feb. 8, 2005, 9 pgs.
U.S. Appl. No. 10/853,538 Non-Final Office Action mailed Sep. 13, 2006, 10 pgs.
U.S. Appl. No. 10/853,538 Notice of allowance mailed Apr. 2, 2007, 2 pgs.
U.S. Appl. No. 10/853,538 Response filed Aug. 29, 2006 to Final Office Action mailed Jun. 30, 2006, 17 pgs.
U.S. Appl. No. 10/853,538 Response filed Sep. 27, 2005 to Final Office Action mailed Jul. 27, 2005, 10 pgs.
U.S. Appl. No. 10/853,538, Response filed Dec. 13, 2006 to Non-Final Office Action mailed Sep. 13, 2006, 15 pgs.
U.S. Appl. No. 10/853,538, Response filed Apr. 10, 2006 to Non-Final Office Action mailed Jan. 9, 2006, 13 pgs.
U.S. Appl. No. 10/853,538, Response filed May 9, 2005 to Non-Final Office Action mailed Feb. 8, 2005, 12 pgs.

Affiliated with

Also associated with

Rating

Cascode I/O driver with improved ESD operation does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cascode I/O driver with improved ESD operation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascode I/O driver with improved ESD operation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2768110