Boots – shoes – and leggings
Patent
1995-06-06
1996-11-05
Lim, Krisna
Boots, shoes, and leggings
395840, 3642318, 3642324, 36423222, 36423223, G06F 700
Patent
active
055726909
ABSTRACT:
A counterflow computing pipeline including a series of similar stages is disclosed. In the basic form of the pipeline, the stages are arranged in a linear fashion and each stage in the pipeline communicates with its two adjacent stages. The flow of data elements in the pipeline is bi-directional. A first data stream of data elements flows in a first direction from stage to stage in the pipeline. A second data stream of data elements flows from stage to stage in the pipeline in a second direction counter to the first direction. Circuitry at each stage is provided so that every data element flowing in the first direction meets each and every data element that it passes flowing in the second direction. According to various embodiments of the invention, when two data elements meet at a stage, circuitry may be provided to compare the data elements, copy data from one data element to the other, or otherwise, cause the data elements to interact. The counterflow pipeline may be either synchronous or asynchronous, and may be used for a variety of applications in signal processing, associative memory, and computer architectures.
REFERENCES:
patent: 3166715 (1965-01-01), Cogar
patent: 4112489 (1978-09-01), Wood
patent: 4489393 (1984-12-01), Kawahara et al.
patent: 4885715 (1989-12-01), McCanny et al.
patent: 4991078 (1991-02-01), Wilhelm et al.
patent: 5107465 (1992-04-01), Fung et al.
patent: 5187800 (1993-02-01), Sutherland
patent: 5210750 (1993-05-01), Nassehi et al.
patent: 5361367 (1995-11-01), Fijany et al.
"Area-Efficient VLSI Computation" by Charles E. Leiserson, ACM Doctoral Dissertation Award 1982.
1992 International Conference on Computer Design, VSLI in Computers and Processors, Article entitled "Dynamic Reordering of High Latency Transactions Using a Modified Micropipeline", by A Liebchen et al., Oct. 11, 1992.
Article entitled "Modular Technique for Constructing Control Logic of a Pipelined Processor", IBM Technical Disclosure Bulletin, vol. 32, No. 7, Dec. 1989, New York, U.S., pp. 403-425.
Article entitled "Micropipelines", by Ivan E. Sutherland, Communications of the ACM, vol. 32, No. 6, Jun. 1989, pp. 720-738.
H. T. Kung, IEEE Publication 1982, pp. 300-309.
L. Hayst and M. Sandler "An Efficient Multidimensional/Multidirectional Paralled Pipelined Architecture for Image Processing" Sep. 1991.
Jones Ian W.
Molnar Charles E.
Sproull Robert F.
Sutherland Ivan E.
Lim Krisna
McKay Philip J.
Najjar Saleh
Sun Microsystems Inc.
LandOfFree
Cascaded multistage counterflow pipeline processor for carrying does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cascaded multistage counterflow pipeline processor for carrying , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascaded multistage counterflow pipeline processor for carrying will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2022593