Cascaded buck converter circuit with reduced power loss

Details Cascaded buck converter circuit with reduced power loss Cascaded buck converter circuit with reduced power loss

1989-06-15

1991-04-09

Wong, Peter S.

Electricity: power supply or regulation systems

In shunt with source or load

Using a three or more terminal semiconductive device

323266, 323271, G05F 156

Patent

active

050067826

ABSTRACT:
Two or more buck converter circuits are cascaded in such a manner that the output of one serves as the input to the next, with the input voltage to each succeeding buck converter stage being reduced in magnitude. The total circuit losses are substantially reduced as compared to the losses generated in a single buck converter having the same input voltage range and the same output voltage and output current. Both positive and negative output terminals may be provided for an output stage.

REFERENCES:
R. D. Middlebrook, "Transformerless DC-to-DC Converters with Large Conversion Ratios", IEEE Transactions on Power Electronics, vol. 3, No. 4, Oct. 1988, pp. 484-488.

Affiliated with

Also associated with

Rating

Cascaded buck converter circuit with reduced power loss does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Cascaded buck converter circuit with reduced power loss, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascaded buck converter circuit with reduced power loss will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2037041