Electrical transmission or interconnection systems – Personnel safety or limit control features – Interlock
Patent
1980-09-16
1983-02-15
Anagnos, Larry N.
Electrical transmission or interconnection systems
Personnel safety or limit control features
Interlock
307269, 307270, 307296A, 357 42, 368219, H03K 3354, H01L 2704, G04C 1000
Patent
active
043743323
ABSTRACT:
Within a semiconductor device having two sets of CMOS inverters, the two sets of CMOS inverters are electrically connected in series to a power source for supplying electric power to the semiconductor device. The two sets of CMOS inverters are formed in an oscillating circuit for producing a time base signal and a frequency dividing circuit, respectively. Device operating current and power consumption are accordingly reduced.
REFERENCES:
patent: 3828547 (1974-08-01), Fujita
patent: 4013901 (1977-03-01), Williams
patent: 4024418 (1977-05-01), Hankel
patent: 4094137 (1978-06-01), Morokawa
patent: 4229668 (1980-10-01), Ebihara et al.
Inami Nobuo
Tanaka Kojiro
Adams Bruce L.
Anagnos Larry N.
Burns Robert E.
Hudspeth David R.
Kabushiki Kaisha Daini Seikosha
LandOfFree
Cascade type CMOS semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Cascade type CMOS semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Cascade type CMOS semiconductor device will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1803376