Carry skip adder with enhanced grouping scheme

Details Carry skip adder with enhanced grouping scheme Carry skip adder with enhanced grouping scheme

1994-10-17

1996-12-03

Ngo, Chuong D.

Boots, shoes, and leggings

G06F 750

Patent

active

055814972

ABSTRACT:
An adder is described. The adder generates a block generate signal after one domino gate delay. The adder can also generate a carry out signal, generate a first plurality of sum signals in response to the carry out signal, generate a block generate signal, generate a group generate signal, and generate a second plurality of sum signals in response to the carry out signal, block generate signal and group generate signal.

REFERENCES:
patent: 4737926 (1988-04-01), Vo et al.
patent: 4858168 (1989-08-01), Hwang
patent: 4899305 (1990-02-01), Needles
patent: 4905180 (1990-02-01), Kumar
patent: 5097436 (1992-03-01), Zurawski
patent: 5136539 (1992-08-01), Kumar
patent: 5144163 (1992-09-01), Matsuzawa et al.
patent: 5327369 (1994-07-01), Ashkenazi
patent: 5337269 (1994-08-01), McMahan et al.
patent: 5357457 (1994-10-01), Terane
patent: 5375081 (1994-12-01), Anderson
patent: 5508952 (1996-04-01), Kantabutra

Affiliated with

Also associated with

Rating

Carry skip adder with enhanced grouping scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Carry skip adder with enhanced grouping scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carry skip adder with enhanced grouping scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-791015