Boots – shoes – and leggings
Patent
1993-11-15
1996-01-23
Malzahn, David H.
Boots, shoes, and leggings
364787, G06F 750
Patent
active
054870259
ABSTRACT:
A carry indicating circuit selectively generates a carry-in signal indicating whether the addition of a first plurality of bits results in a carry. A first carry chain circuit selectively generates a first carry-out signal indicating whether the addition of a second plurality of bits together with a carry from the addition of the first plurality of bits results in a carry, and a second carry chain circuit selectively generates a second carry-out signal indicating whether the addition of the second plurality of bits without a carry from the addition of the first plurality of bits results in a carry. Selection circuitry, coupled to the carry indicating circuit and to the first and second carry chain circuits, selects either the first carry-out signal or the second carry-out signal in response to the carry-in signal. The first and second carry chain circuits and/or the selection circuitry each includes a first transistor connected to a second transistor so that the first and second transistors may be initially biased in a nonconducting state when a first node is at a first voltage potential and a second node is at a second voltage potential, the first voltage potential being different from the second voltage potential. Altering circuitry is provided for altering the voltage potential at the first and second nodes for causing the first and second transistors to be in a conducting state and for accelerating the voltage at the first and second nodes to final voltage potentials.
REFERENCES:
patent: 4982357 (1991-01-01), Bechade
patent: 5047976 (1991-09-01), Goto et al.
patent: 5117386 (1992-05-01), Persoon et al.
patent: 5235539 (1993-08-01), Patel
patent: 5270955 (1993-12-01), Bosshart et al.
patent: 5272662 (1993-12-01), Scriber et al.
Colbeck, et al., "A Single-Chip 2B1Q U-Interface Transceiver", IEEE Journal of Solid-State Circuits, 6:1614-1623 (Dec. 24, 1989).
Kikuchi, et al., "A Single-Chip 16-bit 25-ns Real-Time Video/Image Signal Processor", IEEE Journal of Solid-State Circuits, 6:1662-1667 (Dec. 24, 1989).
Yano, et al., "A 3.8-ns CMOS 16 X 16-b Multiplier Using Complementary Pass-Transistor Logic", IEEE Journal of Solid Circuits, 2:388-395 (Apr. 25, 1990).
Shih-Lien, et al., "Evaluation of Two-Summand Adders Implemented in ECDL CMOS Differential Logic", IEEE Journal of Solid-State Circuits, 8:1152-1160 (Aug. 26, 1991).
Draper Donald A.
Partovi Hamid
Intergraph Corporation
Malzahn David H.
LandOfFree
Carry chain adder using regenerative push-pull differential logi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Carry chain adder using regenerative push-pull differential logi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carry chain adder using regenerative push-pull differential logi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1509666