Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
2000-06-26
2004-06-15
Fan, Chieh M. (Department: 2634)
Pulse or digital communications
Receivers
Angle modulation
C375S344000, C375S376000
Reexamination Certificate
active
06751270
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a communication device; and, more particularly, to a carrier frequency recovery apparatus capable of simultaneously reducing frequency offset and phase error.
DESCRIPTION OF THE PRIOR ART
In a typical coherent digital communication system including a transmitter and a receiver, the transmitter modulates a data by using a carrier frequency and transmits a modulated data to the receiver. At the receiver, the modulated data as a received signal is demodulated to extract the data by carrying out a carrier frequency recovery operation. At this time, whether it is possible to extract data or not depends on the carrier frequency recovery, so that the carrier frequency recovery is very important regardless of data error.
A conventional carrier frequency recovery circuit including a PLL (phase locked loop) structure carries out a carrier frequency recovery operation by gradually reducing a phase difference between a received signal and an output signal from a VCO (voltage controlled oscillator) , until the phase difference therebetween becomes below a predetermined value.
In such a carrier frequency recovery circuit, a first assumption is that a frequency difference between the received signal and the signal outputted from the VCO is not large, and additional circuits need to be added in order for this. A second assumption is that a phase rotation error may occur due to a phase noise even after recovering the carrier frequency, i.e., after obtaining a locked phase.
The conventional carrier frequency recovery circuit employs a scheme that covers only a carrier phase. In that case, however, an automatic frequency control (AFC) unit is used to reduce a frequency offset of a signal outputted from the carrier frequency recovery circuit. For example, in case where a signal from the carrier frequency recovery circuit has a frequency offset of 100 kHz or more, the AFC unit reduces the frequency offset of the signal to a predetermined value until the carrier phase can be recovered. At this time, the AFC unit is generally constituted with differentiators, multipliers, adders and the like, so that a chip size is increased.
SUMMARY OF THE INVENTION
It is, therefore, an object of the present invention to provide a carrier frequency recovery circuit for simultaneously reducing a frequency offset and a phase error without using an AFC unit.
In accordance with an aspect of the present invention, there is provided a carrier frequency recovery apparatus for simultaneously reducing a frequency offset and a phase error, comprising: a phase detection means for estimating a phase error of an I-channel and Q-channel signals having a frequency offset; a select signal generating means for receiving the phase error and generating a select signal; a first loop filter means for attenuating the phase error by a predetermined range; a second loop filter means for attenuating the phase error in a range narrower than the first loop filter means; an addition means for adding the output value of the first loop filter means to an output value of the second loop filter means; a multiplexing means for selectively outputting an output value of the first loop filter means or an output value of the addition means in response to the select signal; and a voltage-controlled oscillation means for storing and outputting cosine and sine signals corresponding to an output value of the multiplexing means, wherein the cosine and sine signals are used to correct the frequency offset of the I-channel and Q-channel signals.
In accordance with another aspect of the present invention, there is provided a method for simultaneously reducing a frequency offset and a phase error, comprising the steps of: a) estimating a phase error of an I-channel and Q-channel signals having a predetermined frequency offset; b) attenuating the phase error by a first range; c) outputting cosine and sine signals corresponding to an attenuating phase error; d) correcting the I-channel and Q-channel signals by using the cosine and sine signals; e) repeating the steps a) to d) until a select signal is enabled; f) if the select signal is enabled, attenuating a phase error of a corrected I-channel and Q-channel signals by a second range narrower than the first range; g) outputting cosine and sine signals corresponding to the attenuated phase error; h) correcting the I-channel and Q-channel signals; and i) repeating the steps f) to h) until the select signal is disabled.
REFERENCES:
patent: 3909735 (1975-09-01), Anderson et al.
patent: 4243941 (1981-01-01), Zdunek
patent: 5440587 (1995-08-01), Ishikawa et al.
patent: 5727027 (1998-03-01), Tsuda
patent: 5739727 (1998-04-01), Lofter et al.
patent: 5740205 (1998-04-01), Baum et al.
patent: 5812614 (1998-09-01), Baum et al.
patent: 5812615 (1998-09-01), Baum et al.
patent: 6097777 (2000-08-01), Tateishi et al.
patent: 6211741 (2001-04-01), Dalmia
patent: 6236343 (2001-05-01), Patapoutian
patent: 3-153145 (1991-07-01), None
patent: 10243042 (1998-11-01), None
Bergmans, J.W.M., “Effect of loop Delay on Stability of Discrete-Time PLL”, IEEE Transactions on Circuits and Systems-I:Fundamental Theory and Applications, vol. 42, No. 4,. pp. 229-231, Apr. 1995.
Choi Han-Jun
Lee Duck-Myung
Fan Chieh M.
Hyundai Electronics Industries Co,. Ltd.
Jacobson & Holman PLLC
LandOfFree
Carrier frequency recovery apparatus capable of... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Carrier frequency recovery apparatus capable of..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carrier frequency recovery apparatus capable of... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3333324