Pulse or digital communications – Receivers – Angle modulation
Reexamination Certificate
1998-07-13
2001-04-10
Chin, Stephen (Department: 2634)
Pulse or digital communications
Receivers
Angle modulation
C375S261000, C375S344000, C329S328000, C370S410000
Reexamination Certificate
active
06215830
ABSTRACT:
FIELD OF INVENTION
This invention relates to a carrier control loop for a receiver of digitally transmitted signals which are transmitted as symbols using quadrature modulation.
BACKGROUND OF INVENTION
Examples of such transmission methods are also known by the following abbreviations: FSK (Frequency Shift Keying), PSK (Phase Shift Keying), BPSK (Binary Phase Shift Keying), QPSK (Quaternary Phase Shift Keying), and QAM (Quadrature Amplitude Modulation). The receiver circuits for these methods are known and are generally similar in design. An important constituent is an analog or digital carrier control loop which ensures that a quadrature demodulator operates with the correct phase and frequency. The quadrature demodulator serves to demodulate the quadrature-modulated signal, so that the individual symbols from which the desired data stream can ultimately be reconstructed can be determined via the separated quadrature signal components by means of a symbol recognition device. This requires that the quadrature demodulator in the carrier control loop be operated with the exact phase and frequency so that the two quadrature signal components can be reliably separated.
For receivers of digitally transmitted signals, all-digital circuit technologies are increasingly being used, whose fundamental advantages in terms of stability, reproducibility, immunity to interference, etc. are known. Analog stages are used only where the signal frequencies are too high for digitization. Where the respective interface for the digitization is located depends on a trade-off between the required characteristics and the associated circuit complexity, an important quantity being the necessary digitization frequency, which is generally determined by the system clock used in the receiver, and which is limited by the respective circuit technology employed. For the circuit implementation it is advantageous if the digitization takes place before the carrier control loop, e.g., in the tuner or intermediate-frequency stage, because then the signal processing of the entire carrier control loop is an all-digital one.
The digital quadrature demodulation of the digitized input signal uses a pair of digital conversion signals whose digital value curves are sine- and cosine-shaped. The individual sine and cosine values are formed by a digital oscillator using an overflowing accumulator and a sine and cosine table. The overflow frequency of the digital oscillator is identical with the frequency of the conversion signal pair. The greater the ratio of the system clock frequency to the conversion frequency, the better the frequency accuracy of the overflowing accumulator will be, the resolution being determined essentially by the number of bits of the numerical value to be accumulated and the corresponding number of bits of the accumulator.
To ensure that the mixing process for the demodulation in the quadrature demodulator takes place with the correct phase and frequency, the phase and frequency of the frequency-variable oscillator are controlled by means of a feedback device. To accomplish this, an error detector determines from the outputs of the quadrature demodulator and the subsequent stages phase and frequency deviation values which indicate how far the phase and frequency of the conversion signal pair deviate from the respective desired values. Finally, a control signal for the variable-frequency oscillator is formed. Without this phase-locked control, subsequent assignment of a symbol to a predetermined phase location or phase range would not be possible. As the signals are band-limited and interference or noise signals are superimposed on them, the original punctiform phase location blurs into an areal phase and amplitude range, with the phase limits overlapping one another under unfavorable conditions.
The known advantages of this digital coding are that the original data stream can be easily decoded at the receiver end, with the digital coding being relatively insensitive to interference on the transmission path or in the receiver. Starting from this known prior art, it is an object of the invention to make the receiver end even less sensitive to interference.
REFERENCES:
patent: 4827515 (1989-05-01), Reich
patent: 5093847 (1992-03-01), Cheng
patent: 5872812 (1999-02-01), Saito et al.
patent: 5974098 (1999-10-01), Tsuda
patent: 6041085 (2000-03-01), Anzai
patent: 0281652 (1988-09-01), None
patent: 0381636 (1990-01-01), None
patent: 0692896 (1996-01-01), None
patent: 0769364 (1997-04-01), None
Temerinac Miodrag
Witte Franz-Otto
Al-Beshrawi Tony
Buchanan & Ingersoll PC
Chin Stephen
Micronas GmbH
Plevy Arthur L.
LandOfFree
Carrier control loop for a receiver of digitally transmitted... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Carrier control loop for a receiver of digitally transmitted..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Carrier control loop for a receiver of digitally transmitted... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2459280