Data processing: structural design – modeling – simulation – and em – Emulation – Of instruction
Reexamination Certificate
2007-03-06
2007-03-06
Phan, Thai (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Emulation
Of instruction
C703S027000, C703S028000, C714S047300
Reexamination Certificate
active
09975104
ABSTRACT:
A method for obtaining real-time debug information, e.g., state information and trace information, from an FPGA acting as a virtual microcontroller that is attached to a microcontroller under test. The two devices, the microcontroller and the FPGA execute the same instructions in lock-step with the FPGA acting as an emulator. The FPGA emulates the actual microcontroller and relieves the actual microcontroller from having debug logic installed thereon. FPGA and microcontroller, are coupled using a four pin interface. The FPGA is directly coupled to the PC for both programming and control. The system is implemented such that the microcontroller forwards information regarding I/O reads, interrupt vector information and watchdog information to the FPGA in time before the execution of the next instruction. Thus, the FPGA has an exact copy of the state information of the microcontroller.
REFERENCES:
patent: 5202687 (1993-04-01), Distinti
patent: 5371878 (1994-12-01), Coker
patent: 5493723 (1996-02-01), Beck et al.
patent: 5978937 (1999-11-01), Miyamori et al.
patent: 6016554 (2000-01-01), Skrovan et al.
patent: 6061511 (2000-05-01), Marantz et al.
patent: 6134516 (2000-10-01), Wang et al.
patent: 6144327 (2000-11-01), Distinti et al.
patent: 6173419 (2001-01-01), Barnett
patent: 6460172 (2002-10-01), Insenser Farre et al.
patent: 6587995 (2003-07-01), Duboc et al.
patent: 6704889 (2004-03-01), Veenstra et al.
patent: 6732068 (2004-05-01), Sample et al.
patent: 6934674 (2005-08-01), Douezy et al.
Marsh, “Smart Tools Illuminate Deeply Embedded Systems,” EDN, vol. 45 No. 3, pp. 129-138 (Feb. 3, 2000).
Huang et al, “ICEBERG: An Embedded In-circuit Emulator Synthesizer for Microcontrollers,” Proceedings of the 36th Design Automation Conference, pp. 580-585 (Jun. 1999).
York et al, “On-chip Support Needer for SOC Debug,” Electronic Engineering Times, pp. 104, 110 (Jun. 14, 1999).
CYPR-CD00182; “In-System Chip Emulator Architecture”; Oct. 10, 2001; U.S. Appl. No. 09/975,115; Snyder et al.
CYPR-CD00184; “Host to FPGA Interface In An In-Circuit Emulation System”; Oct. 10, 2001; U.S. Appl. No. 09/975,105; Nemecek.
CYPR-CD00185; “Emulator Chip-Board Architecture And Interface”; Oct. 1, 2001; U.S. Appl. No. 09/975,030; Snyder et al.
CYPR-CD00186“Method For Breaking Execution of Test Code In A Dut And Emulator Chip Essentially Simultaneously And Handling Complex Breakpoint Events”; Oct. 10, 2001; U.S. Appl. No. 09/975,338; Nemecek et al.
LandOfFree
Capturing test/emulation and enabling real-time debugging... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capturing test/emulation and enabling real-time debugging..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capturing test/emulation and enabling real-time debugging... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3766956