Coded data generation or conversion – Analog to or from digital conversion – Digital to analog conversion
Reexamination Certificate
2005-12-05
2008-10-21
Barnie, Rexford (Department: 2819)
Coded data generation or conversion
Analog to or from digital conversion
Digital to analog conversion
C341S144000
Reexamination Certificate
active
07439896
ABSTRACT:
A digital-to-analog converter (DAC) comprises a capacitive DAC that comprises N first capacitances that are connected in parallel and that have first ends and second ends, wherein N is an integer greater than one, and N first switches that selectively connect a selected one of the second ends of the N first capacitances to a common node and non-selected ones of the second ends of the N first capacitances to one of a voltage potential and a reference potential. Capacitance values of the N first capacitances are substantially equal. A second DAC communicates with the common node.
REFERENCES:
patent: 4760376 (1988-07-01), Kobayashi et al.
patent: 4800333 (1989-01-01), Milkovic
patent: 5016012 (1991-05-01), Scott et al.
patent: 5561426 (1996-10-01), Zarabadi et al.
patent: 5936437 (1999-08-01), Kusumoto et al.
patent: 6154162 (2000-11-01), Watson et al.
patent: 6297759 (2001-10-01), Lewyn
patent: 6441765 (2002-08-01), Aram
patent: 6522277 (2003-02-01), Fujimori et al.
patent: 6590517 (2003-07-01), Swanson
patent: 6600437 (2003-07-01), Confalonieri et al.
patent: 6822601 (2004-11-01), Liu et al.
patent: 6839015 (2005-01-01), Sutardja et al.
patent: 6914550 (2005-07-01), Cai
patent: 6967611 (2005-11-01), Atriss et al.
patent: 7046182 (2006-05-01), Ja et al.
patent: 7106240 (2006-09-01), Cringean
patent: 2002/0186157 (2002-12-01), Tanaka
patent: 2003/0234736 (2003-12-01), Tachibana
patent: 2005/0078026 (2005-04-01), Cai
patent: 2005/0200510 (2005-09-01), Yoshida et al.
patent: 30 33 914 (1981-03-01), None
patent: 0 282 034 (1988-09-01), None
patent: 09 214344 (1997-08-01), None
patent: 10 075176 (1998-03-01), None
patent: WO 82/03955 (1982-11-01), None
patent: WO 00/62530 (2000-10-01), None
patent: WO 01/84717 (2001-11-01), None
patent: WO 2005/041418 (2005-05-01), None
Amourah Mezyad M. et al; “An MSB-First Monotonic Switched capacitor serial DAC”; IEEE, vol. 1, 2002, pp. I-571-I-574.
Runhua Sun et al; “A pipelined A/D converter for high-speed and high-resolution application”; IEEE 2002, pp. I-917 through I-920.
Communication from the European Patent Office dated Jan. 4, 2007 with the Partial European Search Report for Application No. 06016268.2; 6 pages.
Communication from the European Patent Office dated Nov. 22, 2006 with the extended European Search Report for Application No. 06015726.0-2206.
Communication from the European Patent Office dated Dec. 12, 2006 with the extended European Search Report for Application No. 06016259.1-2206.
Allen Holderg; CMOS Analog Circuit Design; CMOS Digital-Analog and Analog-Digital Converters, Ch. 10; 1986; 69 pages.
L. Richard Carley; A Noise-Shaping Coder Topology for 15+ Bit Converters; Apr. 1989; 7 pages.
J. John Connolly, Thomas O. Redfern, Sing w. Chin, and Thomas M. Frederiksen; A Monolithic 12 b+Sign Successive Approximatino A/D Converter; Feb. 1979; 2 pages.
Roubik Gregorian, Gabor C. Temes; Analog MOS Integrated Circuits for Signal Processing; Ch. 6; 52 pages, no date.
Mark N. Horenstein; Boston University; Microelectronic Circuits and Devices; 1995; 14 pages.
Peicheng Ju, Ken Suyama, Paul F. Ferguson, Jr., and Wai lee; A 22-kHz Multibit Switched-Capacitor Sigma-Delta D/A Converter with 92 dB Dynamic Range; Dec. 1995, 10 pages.
Shin-II Lim, Seung-Hoon Lee, Sun-Young Hwang; A 12b 199NGz 250mW CMOS A/D Converter; 3 pages, no date.
Haiqing Lin, Richard Schreier; A Bandpass Mismatch-Shaped Multi-Bit Switched-Capacitor DAC using Butterfly Shuffler; 1999; 9 pages.
Siamak Mortezapour and Edward K. F. Lee; A I-V, 8-Bit Successive Approximation ADC in Standard CMOS Process; Apr. 2000; 5 pages.
Marcel J.M.Pelgram; Session XIV: Analog Techniques; 3 pages, no date.
Thomas P. Redfern, Joseph J. Connolly, Jr., Sing W. Chin, and Thomas M. Frederiksen; A Monolithic Charge-Balancing Successive Approximation A/D Technique; Dec. 1979; 9 pages.
Thomas P. Redfern, Joseph J. Connolly, Jr., Sing W. Chin, and Thomas M. Frederiksen; Session XIV: Data Acquisition II; A Monolithic Charge-Balancing Successive Approximation A/D Technique; 1979; 2 pages.
Sehat Sutardja; A Pipelined 13-bit 250-ks/s, 5-V Analog-to-Digital Converter; Dec. 1988; 8 pages.
Sehat Sutardja, Paul R. Gray; Session XV A/D Conversion; A 250ks/s 13b Pipelined A/D Converter; 3 pages, no date.
Y.S. Yee, L. M. Terman, and L. G. Heller; A Two-Stage Weighted Capacitor Network for D/A-A/D Conversion; Aug. 1979; 4 pages.
Application of the Operational Transconductance Amplifier (OTA) to Voltage-conrolled Amplifiers and Active Filters; W. Grise, Department of IET, Morehead State University, Morehead, KY; 11 pages, no date.
Understanding SAR ADCs; Maxim/Dassas Semiconductor App Notes 1080; Mar. 1, 2001; 8 pages.
Communication from the European Patent Office dated Mar. 23, 2007 forwarding the extended European Search Report for Application No. 06016268.2-2206; 11 pages.
Official Action including the Search Report and Written Opinion from the Intellectual Property Office of Singapore dated Sep. 21, 2007 for Application No. SG200605088-4; 9 pages.
Official Communication from the European Patent Office dated Oct. 29, 2007 for Application No. 06 016 268.2 - 2206; 6 pages.
Official Communication from the European Patent Office dated Oct. 29, 2007 for Application No. 06 015 726.0-2206; 4 pages.
Barnie Rexford
Lauture Joseph
Marvell World Trade Ltd.
LandOfFree
Capacitive digital to analog and analog to digital converters does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitive digital to analog and analog to digital converters, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive digital to analog and analog to digital converters will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4016824