Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – For plural devices
Patent
1993-11-17
1996-03-12
Crane, Sara W.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
For plural devices
257680, 257686, 257723, H01L 2302, H01L 2334
Patent
active
054989060
ABSTRACT:
The present invention provides capacitive and/or power supply decoupling for an integrated circuit package by utilizing an externally mounted bypass capacitor between power and ground. The bypass capacitor is mounted on internal leads projecting into a cove area formed at one or both ends of an integrated circuit package whereby one such internal lead is connected to the external power lead and the other such internal lead is connected to the external ground lead. A flexible, high-temperature adhesive material is used to secure the capacitor to the internal leads in the cove of the IC package so that when the package is later subject to soldering temperature thereby softening the solder connections between internal leads and the capacitor, the capacitor will not be electrically or physically disconnected from the internal leads. The adhesive secures the capacitor in place until the high temperatures dissipate and the solder joints between capacitor and the internal leads harden. A second cove formed at the opposite end of the integrated circuit package allows integrated circuit packages to be stacked alternately, one on top of another, so the cove portion of each integrated circuit package provides clearance for the capacitor mounted immediately above or below each respective stacked integrated circuit package. In this manner, an ultra high density integrated circuit package comprising stacked discrete integrated circuit packages can be formed and capacitively decoupled.
REFERENCES:
patent: 4562315 (1985-12-01), Aufderheide
patent: 4598307 (1986-07-01), Wakabayashi et al.
patent: 4780795 (1988-10-01), Mienel
patent: 5008734 (1991-04-01), Dutta et al.
patent: 5117282 (1992-05-01), Salatino
patent: 5281846 (1994-01-01), Kaiser
patent: 5311057 (1994-05-01), McShane
Burns Carmen D.
Roane Jerry M.
Clark Jhihan
Crane Sara W.
Staktek Corporation
LandOfFree
Capacitive coupling configuration for an intergrated circuit pac does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitive coupling configuration for an intergrated circuit pac, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive coupling configuration for an intergrated circuit pac will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2102636