Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Synchronizing
Reexamination Certificate
2005-01-18
2005-01-18
Ton, My-Trang Nu (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Synchronizing
Reexamination Certificate
active
06844762
ABSTRACT:
A capacitive charge pump that can be implemented in such devices as e.g. a phase locked loop (PLL). The charge pump includes at least one capacitor in the charge path and discharge path for limiting the amount of charge provided to or removed from a filter capacitor of a PLL. In one example, a second capacitor may be provided in the charge path or discharge path to reduce the capacitance (if provided in series) or increase the capacitance (if provided in parallel) to adjust the maximum amount of charge transferred to a filter capacitor. In one example, multiple capacitive stages may be implemented in parallel to increase the maximum amount of charge transferred to a filter capacitor. Each stage is enabled after a delayed period of time from when the previous stage was enabled.
REFERENCES:
patent: 5818287 (1998-10-01), Chow
patent: 5886551 (1999-03-01), Narahara
patent: 5898336 (1999-04-01), Yamaguchi
patent: 6233441 (2001-05-01), Welland
patent: 6437637 (2002-08-01), Myono
patent: 11339463 (1999-12-01), None
Holzer, “A 1V CMOS PLL Designed in High-Leakage CMOS Process Operating at 10-700MHz,”2002 IEEE International Solid State Circuits Conference Digest of Technical Papers, 2002, pp. 272-273.
Lin et al., “A 900MHz, 2.5mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,” pp. 375-378.
Lin et al., “A 900MHz, 2.5mA CMOS Frequency Synthesizer with an Automatic SC Tuning Loop,”IEEE Journal of Solid-State Circuits, vol. 36, No. 3, Mar. 2001, pp. 424-431.
“Switched Capacitor PLL Frequency Synthesizer,”16th National Radio Science Conference, NRSC'99, Ain Shams University, Feb. 23-25, 1999, Cairo, Egypt.
McMahill, Daniel R. et al., “A 2.5-Mb/s GFSK 5.0-Mb/s 4-FSK Automatically Calibrated Σ-Δ Frequency Synthesizer,”IEEE Journal of Solid-State Circuits, Jan. 2002, pp. 18-26, vol. 37, No. 1, USA.
Shih, Cheng-Chung et al., “Jitter Attenuation Phase Locked Loop Using Switched Capacitor Controlled Crystal Oscillator,”IEEE 1988 Custom Integrated Circuits Conference, 1988, pp. 9.5.1-9.5.3, USA.
Takagi, Shigetaka et al., “Novel Automatic Tuning System using PLL with Switched Capacitor Circuit Technique,”IEEE, 1998, pp. 699-702, USA.
PCT Searched Report PCT/US03/24462 mailed Jan. 20, 2004.
Chiu Joanna G.
Dolezal David G.
Freescale Semiconductor Inc.
Nu Ton My-Trang
LandOfFree
Capacitive charge pump does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Capacitive charge pump, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive charge pump will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3394641