Capacitive boost circuit for extending hold up time

Details Capacitive boost circuit for extending hold up time Capacitive boost circuit for extending hold up time

1988-03-03

1989-03-07

Wong, Peter S.

Electric power conversion systems

Current conversion

With voltage multiplication means

363 50, 307110, H02M 318

Patent

active

048111902

ABSTRACT:
A circuit for extending the operation of an electrical load after interruption of its power source. The circuit includes bulk capacitors charged by the power source and regulated to a predetermined voltage near their peak-voltage rating. The bulk capacitors are isolated from the power source capacitors during normal power source operation. When the power source is interrupted, the bulk capacitors are used to hold-up the load. The circuit obtains maximum hold-up time for a given physical bulk capacitor size, while also providing a consistent hold-up time over a range of power source voltages.

REFERENCES:
patent: 3161778 (1960-08-01), Harrison et al.
patent: 3371232 (1968-02-01), Hannan et al.
patent: 3459957 (1967-07-01), Kelley
patent: 3505586 (1970-08-01), Dulin
patent: 3582719 (1969-06-01), Stuckens
patent: 3753001 (1973-08-01), Hiroshima et al.
patent: 3757795 (1973-09-01), Anderson
patent: 3962591 (1976-06-01), Popka
patent: 4016476 (1977-04-01), Morokawa et al.
patent: 4315162 (1982-02-01), Ferguson
patent: 4636930 (1987-01-01), Bingham et al.

Affiliated with

Also associated with

Rating

Capacitive boost circuit for extending hold up time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Capacitive boost circuit for extending hold up time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Capacitive boost circuit for extending hold up time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1674156